- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376803 > DM9331A PDF資料下載
參數(shù)資料
| 型號： | DM9331A |
| 文件頁數(shù)： | 6/43頁 |
| 文件大?。?/td> | 509K |
| 代理商： | DM9331A |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
DM9331
100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
6
Preliminary
Version: DM9331-DS-P02
September 21, 2001
Pin Description
I : Input, O : Output, LI : Latch input when power-up/reset, Z : Tri-State output, U : Pull-up
D : Pull-down
Media converter interface, 18 pins
Pin No.
14
Pin Name
TPFAULT
I/O
O
Description
Twisted Pair Fault
0 = Twisted pair link fault.
1 = Twisted pair normal work.
Link Fault Propagation
0 = Link fault propagation is active.
1 = normal operation.
Link Fault Propagation Enable
0 = Link fault propagation disable.
1 = Link fault propagation enable
17
LNKFAULT#
I
18
LNKFAULTEN
I
20,19
TXD[0:1]
I
Transmit Data
2-bit data inputs (synchronous to the 50MHz OSCIN).
Transmit Enable
Active high indicates the presence of valid data on the TXD[0:1] for
100Mbps mode
Transmit Clock
25MHz transmit clock.
Management Data Clock
Synchronous clock for the MDIO management data. This clock is
provided by management entity, and it is up to 2.5MHz
Management Data I/O
Bi-directional management data that may be provided by the station
management entity or the PHY.
Fiber Fault
0 = Fiber link fault; Fiber receive far end fault package or fiber
disconnect.
1 = Fiber normal work.
TPSET1 (reset latch input)
0 = Fiber mode; default pull low.
1 = Twisted pair mode; need 4.7k
resistor to pull high.
Twisted Pair set (reset latch input)
0 = Fiber mode; default pull low.
1 = Twisted pair mode; need 4.7k
resistor to pull high.
Receive Data Output
2-bit data outputs (synchronous to the 50MHz OSCIN )
21
TXEN
I
22
TXCLK
O
24
MDC
I
25
MDIO
I/O
26
FXFAULT/
TPSET1
O,Z
,LI
(D)
27
TPSET0
Z,LI
(D)
29,28
RXD[0:1]
O,Z
,LI
(D)
O, Z Status Interrupt Output:
Asserted low whenever there is a status change (link, speed, duplex).
The MDINTR# pin has a high impedance output, a 2.2K
Ω
pull-high
resistor is needed.
32
MDINTR#
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM9338 | |
| DM9334 | 8-Bit Addressable Latch |
| DM9334N | 8-Bit Addressable Latch |
| DM9348 | |
| DM93L00 | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM9331AE | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip |
| DM9332 | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9332EP | 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter |
| DM9334 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Addressable Latch |
| DM9334 WAF | 制造商:Texas Instruments 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。