參數(shù)資料
型號(hào): DM9331A
文件頁(yè)數(shù): 24/43頁(yè)
文件大小: 509K
代理商: DM9331A
DM9331
100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
24
Preliminary
Version: DM9331-DS-P02
September 21, 2001
Writing a 1 to this bit will cause PHY entering the Sleep mode and
power down all circuit except oscillator and clock generator circuit.
When waking up from Sleep mode (write this bit to 0), the
configuration will go back to the state before sleep; but the state
machine will be reset
Remote loopout control:
When this bit is set to 1, the received data will loop out to the
transmit channel. This is useful for bit error rate testing
16.0
RLOUT
0, RW
DAVICOM Specified Configuration and Status Register (DSCSR) - 17
Bit
17.15
Bit Name
100FDX
Default
1, RO
Description
100M full duplex operation mode:
After auto-negotiation is completed, results will be written to this bit.
If this bit is 1, it means the operation 1 mode is a 100M full duplex
mode. The software can read bit [15:12] to see which mode is
selected after auto-negotiation. This bit is invalid when it is not in the
auto-negotiation mode.
100M half duplex operation mode:
After auto-negotiation is completed, results will be written to this bit.
If this bit is 1, it means the operation 1 mode is a 100M half-duplex
mode. The software can read bit[15:12] to see which mode is
selected after auto-negotiation. This bit is invalid when it is not in the
auto-negotiation mode.
Reserved
Reserved
Reserved:
Read as 0, ignore on write
Reserved
.
Auto-negotiation monitor bits:
These bits are for debug only. The auto-negotiation status will be
written to these bits.
17.14
100HDX
1, RO
17.13
17.12
17.11-
17.9
17.8-17.4
17.3-17.0
Reserved
Reserved
Reserved
0, RO
0, RO
0, RO
Reserved
ANMB[3:0]
0, RW
0, RO
B3 b2 b1 b0
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
1
0
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
0
1
0
In IDLE state
Ability match
Acknowledge match
Acknowledge match fail
Consistency match
Consistency match fail
Parallel detects signal_link_ready
Parallel detects signal_link_ready fail
Auto-negotiation completed successfully
相關(guān)PDF資料
PDF描述
DM9338
DM9334 8-Bit Addressable Latch
DM9334N 8-Bit Addressable Latch
DM9348
DM93L00
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM9331AE 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:100 Mbps Twisted Pair/Fiber Ethernet Media Converter Chip
DM9332 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
DM9332EP 制造商:DAVICOM 制造商全稱:DAVICOM 功能描述:10/100Mbps Ethernet Fiber/Twisted Pair Single Chip Media Converter
DM9334 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:8-Bit Addressable Latch
DM9334 WAF 制造商:Texas Instruments 功能描述: