參數資料
型號: DP83848CVVX/NOPB
廠商: National Semiconductor
文件頁數: 11/86頁
文件大?。?/td> 0K
描述: TXRX ETHERNET PHYTER 48LQFP
產品培訓模塊: PHYTER® Family
標準包裝: 1
系列: *
其它名稱: DP83848CVVX/NOPBDKR
www.national.com
18
DP
83
84
8C
2.3 PHY Address
The 5 PHY address inputs pins are shared with the
RXD[3:0] pins and COL pin as shown below.
The DP83848C can be set to respond to any of 32 possible
PHY addresses via strap pins. The information is latched
into the PHYCR register (address 19h, bits [4:0]) at device
power-up and hardware reset. The PHY Address pins are
shared with the RXD and COL pins. Each DP83848C or
port sharing an MDIO bus in a system must have a unique
physical address.
The DP83848C supports PHY Address strapping values 0
(<00000>) through 31 (<11111>). Strapping PHY Address
0 puts the part into Isolate Mode. It should also be noted
that selecting PHY Address 0 via an MDIO write to PHYCR
will not put the device in Isolate Mode. See Section 2.3.1for
more information.
For further detail relating to the latch-in timing requirements
of the PHY Address pins, as well as the other hardware
configuration pins, refer to the Reset summary in
Since the PHYAD[0] pin has weak internal pull-up resistor
and PHYAD[4:1] pins have weak internal pull-down resis-
tors, the default setting for the PHY address is 00001
(01h).
Refer to Figure 2 for an example of a PHYAD connection to
external components. In this example, the PHYAD strap-
ping results in address 00011 (03h).
2.3.1 MII Isolate Mode
The DP83848C can be put into MII Isolate mode by writing
to bit 10 of the BMCR register or by strapping in Physical
Address 0. It should be noted that selecting Physical
Address 0 via an MDIO write to PHYCR will not put the
device in the MII isolate mode.
When in the MII isolate mode, the DP83848C does not
respond to packet data present at TXD[3:0], TX_EN inputs
and presents a high impedance on the TX_CLK, RX_CLK,
RX_DV, RX_ER, RXD[3:0], COL, and CRS outputs. When
in Isolate mode, the DP83848C will continue to respond to
all management transactions.
While in Isolate mode, the PMD output pair will not transmit
packet data but will continue to source 100BASE-TX
scrambled idles or 10BASE-T normal link pulses.
The DP83848C can Auto-Negotiate or parallel detect to a
specific technology depending on the receive signal at the
PMD input pair. A valid link can be established for the
receiver even when the DP83848C is in Isolate mode.
Table 2. PHY Address Mapping
Pin #
PHYAD Function
RXD Function
42
PHYAD0
COL
43
PHYAD1
RXD_0
44
PHYAD2
RXD_1
45
PHYAD3
RXD_2
46
PHYAD4
RXD_3
Figure 2. PHYAD Strapping Example
CO
L
RXD_
0
RXD_
1
RXD_
2
RXD_
3
VCC
2.2
k
PHYAD0 = 1
PHYAD1 = 1
PHYAD2 = 0
PHYAD3 = 0
PHYAD4= 0
相關PDF資料
PDF描述
DP83848HSQ/NOPB IC TXRX ETHERNET PHYTER 40-LLP
DP83848YB/NOPB IC TXRX ETHERNET PHYTERA 48-LQFP
DRM4000-N00-232 DRM 4000 MODULE
DRM4000L-N00-232 MODULE DEAD RECKONING RS-232
DS100BR111SQE/NOPB IC REPEATER 10.3GBPS 2CH 24LLP
相關代理商/技術參數
參數描述
DP83848EVV/NOPB 功能描述:以太網 IC RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848EVVX/NOPB 功能描述:以太網 IC 10/100 ETHERNET PHY RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數量:2 數據速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
DP83848H 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet
DP83848H_07 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet
DP83848H_08 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER? Mini - Extreme Single 10/100 Ethernet Transceiver