- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1912 > DP83848CVVX/NOPB (National Semiconductor)TXRX ETHERNET PHYTER 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DP83848CVVX/NOPB |
| 廠商： | National Semiconductor |
| 文件頁(yè)數(shù)： | 31/86頁(yè) |
| 文件大小： | 0K |
| 描述： | TXRX ETHERNET PHYTER 48LQFP |
| 產(chǎn)品培訓(xùn)模塊： | PHYTER® Family |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | * |
| 其它名稱： | DP83848CVVX/NOPBDKR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
www.national.com
36
DP
83
84
8C
5.5.2 Interrupt Mechanisms
The interrupt function is controlled via register access. All
interrupt sources are disabled by default. Setting bit 1
(INTEN) of MICR (0x11h) will enable interrupts to be out-
put, dependent on the interrupt mask set in the lower byte
of the MISR (0x12h). The PWR_DOWN/INT pin is asyn-
chronously asserted low when an interrupt condition
occurs. The source of the interrupt can be determined by
reading the upper byte of the MISR. One or more bits in the
MISR will be set, denoting all currently pending interrupts.
Reading of the MISR clears ALL pending interrupts.
Example: To generate an interrupt on a change of link sta-
tus or on a change of energy detect power state, the steps
would be:
— Write 0003h to MICR to set INTEN and INT_OE
— Write 0060h to MISR to set ED_INT_EN and
LINK_INT_EN
— Monitor PWR_DOWN/INT pin
When PWR_DOWN/INT pin asserts low, user would read
the MISR register to see if the ED_INT or LINK_INT bits
are set, i.e. which source caused the interrupt. After read-
ing the MISR, the interrupt bits should clear and the
PWR_DOWN/INT pin will deassert.
5.6 Energy Detect Mode
When Energy Detect is enabled and there is no activity on
the cable, the DP83848C will remain in a low power mode
while monitoring the transmission line. Activity on the line
will cause the DP83848C to go through a normal power up
sequence. Regardless of cable activity, the DP83848C will
occasionally wake up the transmitter to put ED pulses on
the line, but will otherwise draw as little power as possible.
Energy detect functionality is controlled via register Energy
Detect Control (EDCR), address 0x1Dh.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DP83848HSQ/NOPB | IC TXRX ETHERNET PHYTER 40-LLP |
| DP83848YB/NOPB | IC TXRX ETHERNET PHYTERA 48-LQFP |
| DRM4000-N00-232 | DRM 4000 MODULE |
| DRM4000L-N00-232 | MODULE DEAD RECKONING RS-232 |
| DS100BR111SQE/NOPB | IC REPEATER 10.3GBPS 2CH 24LLP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DP83848EVV/NOPB | 功能描述:以太網(wǎng) IC RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| DP83848EVVX/NOPB | 功能描述:以太網(wǎng) IC 10/100 ETHERNET PHY RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| DP83848H | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet |
| DP83848H_07 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER㈢ Mini - Extreme Single 10/100 Ethernet |
| DP83848H_08 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:DP83848H PHYTER? Mini - Extreme Single 10/100 Ethernet Transceiver |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。