- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376836 > DP84412N DRAM Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | DP84412N |
| 英文描述： | DRAM Controller |
| 中文描述： | DRAM控制器 |
| 文件頁數(shù)： | 27/46頁 |
| 文件大?。?/td> | 644K |
| 代理商： | DP84412N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
7.0 Wait Support
(Continued)
7.3 BURST ACCESSES
During burst accesses, DTACK will assert from the clock
edge chosen through programming bit ECAS2. CAS auto-
matically negates and the controller guarantees the mini-
mum CAS precharge time according to programming bit C9.
CAS and DTACK can be programmed to assert from either
clock edge.
During burst accesses, the input BSTARQ must be asserted
for CAS to toggle. Figure 23 shows how DTACK asserts
during burst accesses, following an opening access with
one wait state. In Figure 23a, when the number of wait
states in a burst is programmed to zero, DTACK remains
asserted throughout the burst. The address is not incre-
mented by the DRAM controller. It is the responsibility of the
user to provide incrementing addresses.
For the controller to increment the column address DTACK
must toggle.
TL/F/11718–20
FIGURE 23a. 1T during Opening and 0T during Burst. DTACK stays asserted during the burst.
TL/F/11718–21
FIGURE 23b. 1T during Opening, 1T during Burst
TL/F/11718–22
FIGURE 23c. 1T during Opening, 2T during Burst
TL/F/11718–23
FIGURE 23d. 1T during Opening, 3T during Burst
27
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DP8441VLJ | DRAM Controller |
| DP84422BN | DRAM Controller |
| DP84422J | DRAM Controller |
| DP84422N | DRAM Controller |
| DP84432J | DRAM Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DP84412N/A+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| DP84412N/B+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| DP8441VLJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DRAM Controller |
| DP8441VLJ-25 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
| DP8441VLJ-40 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:microCMOS Programmable 16/64 Mbit Dynamic RAM Controller/Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。