參數(shù)資料
型號(hào): DS21Q48
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 24/73頁(yè)
文件大小: 0K
描述: IC LIU E1/T1/J1 QUAD 5V 144-BGA
標(biāo)準(zhǔn)包裝: 90
類型: 線路接口裝置(LIU)
規(guī)程: E1
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 表面貼裝
封裝/外殼: 144-BBGA
供應(yīng)商設(shè)備封裝: 144-PBGA(17x17)
包裝: 管件
DS2148/DS21Q48
30 of 73
CCR3 (02H): COMMON CONTROL REGISTER 3
(MSB)
(LSB)
TUA1
ATUA1
TAOZ
TPRBSE
TLCE
LIRST
IBPV
IBE
SYMBOL
POSITION
DESCRIPTION
TUA1
CCR3.7
Transmit Unframed All Ones. The polarity of this bit is set such
that the device will transmit an all ones pattern on power-up or
device reset. This bit must be set to a one to allow the device to
transmit data. The transmission of this data pattern is always timed
off of the JACLK (See Figure 1-1).
0 = transmit all ones at TTIP and TRING
1 = transmit data normally
ATUA1
CCR3.6
Automatic Transmit Unframed All Ones. Automatically transmit
an unframed all ones pattern at TTIP and TRING during a receive
carrier loss (RCL) condition or a receive all ones condition.
0 = disabled
1 = enabled
TAOZ
CCR3.5
Transmit Alternate Ones and Zeros. Transmit a …101010…
pattern at TTIP and TRING. The transmission of this data pattern is
always timed off of TCLK (See Figure 1-1).
0 = disabled
1 = enabled
TPRBSE
CCR3.4
Transmit PRBS Enable. Transmit a 215 - 1 (E1) or a 220 - 1 (T1)
PRBS at TTIP and TRING. See Figure 1-3.
0 = disabled
1 = enabled
TLCE
CCR3.3
Transmit Loop Code Enable. Enables the transmit side to
transmit the loop up code in the Transmit Code Definition registers
(TCD1 and TCD2). See Section 4 and Figure 1-3 for details.
0 = disabled
1 = enabled
LIRST
CCR3.2
Line Interface Reset. Setting this bit from a zero to a one will
initiate an internal reset that resets the clock recovery state machine
and re-centers the jitter attenuator. Normally this bit is only toggled
on power-up. Must be cleared and set again for a subsequent reset.
IBPV
CCR3.1
Insert BPV. A 0 to 1 transition on this bit will cause a single
Bipolar Violation (BPV) to be inserted into the transmit data
stream. Once this bit has been toggled from a 0 to a 1, the device
waits for the next occurrence of three consecutive ones to insert the
BPV. This bit must be cleared and set again for a subsequent error
to be inserted. See Figure 1-3.
IBE
CCR3.0
Insert Bit Error. A 0 to 1 transition on this bit will cause a single
logic error to be inserted into the transmit data stream. This bit
must be cleared and set again for a subsequent error to be inserted.
相關(guān)PDF資料
PDF描述
VE-B6X-MY-S CONVERTER MOD DC/DC 5.2V 50W
VI-26B-CU-B1 CONVERTER MOD DC/DC 95V 200W
VI-B4V-MY-S CONVERTER MOD DC/DC 5.8V 50W
VI-261-CU-B1 CONVERTER MOD DC/DC 12V 200W
M83723/86R8037 CONN PLUG 3POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS21Q48A3N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q48B 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q48C 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q48N 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad E1/T1/J1 Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q48NB 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray