- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1914 > DS21Q50LN (Maxim Integrated Products)IC TRANSCEIVER E1 QD IND 100LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS21Q50LN |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 44/87頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC TRANSCEIVER E1 QD IND 100LQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS |
| 產(chǎn)品變化通告： | Product Discontinuation 20/Feb/2012 |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 功能： | 收發(fā)器 |
| 接口： | E1 |
| 電路數(shù)： | 4 |
| 電源電壓： | 3.14 V ~ 3.47 V |
| 電流 - 電源： | 230mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤(pán) |
| 包括： | AIS 警報(bào)檢測(cè)器和發(fā)生器，回送功能，PRBS 發(fā)生器 / 檢測(cè)器，遠(yuǎn)程檢測(cè)器和發(fā)生器 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
DS21Q50
49 of 87
12.
PER-CHANNEL LOOPBACK
The DS21Q50 has per-channel loopback capability that can operate in one of two modes: remote per-
channel loopback or local per-channel loopback. PCLB1/2/3/4 are used for both modes to determine
which channels are looped back. In remote per-channel loopback mode, PCLB1/2/3/4 determine which
channels (if any) in the transmit direction should be replaced with the data from the receiver or, rather, off
the E1 line. In local per-channel loopback mode, PCLB1/2/3/4 determines which channels (if any) in the
receive direction should be replaced with the data from the transmit direction. If either mode is enabled,
then transmit and receive clocks and frame syncs must be synchronized. There are no restrictions on
which channels can be looped back or on how many channels can be looped back.
Register Name:
PCLB1, PCLB2, PCLB3, PCLB4
Register Description:
Per-Channel Loopback Registers
Register Address:
2B Hex, 2C Hex, 2D Hex, 2E Hex
Bit #
7
6
5
4
3
2
1
0
Name
CH8
CH7
CH6
CH5
CH4
CH3
CH2
CH1
Name
CH16
CH15
CH14
CH13
CH12
CH11
CH10
CH9
Name
CH24
CH23
CH22
CH21
CH20
CH19
CH18
CH17
Name
CH32
CH31
CH30
CH29
CH28
CH27
CH26
CH25
NAME
BIT
FUNCTION
CH1 to CH32
PCLB1.0 to 4.7
Per-Channel Loopback Control Bits
0 = do not loopback this channel
1 = loopback this channel
13.
ELASTIC STORE OPERATION
The DS21Q50 contains a two-frame (512 bits) elastic store for the receive direction. The elastic store is
used to absorb the differences in frequency and phase between the E1 data stream and an asynchronous
(i.e., not frequency locked) backplane clock that can be 2.048MHz for normal operation or 4.096MHz,
8.192MHz, or 16.384MHz when using the IBO. The elastic store contains full-controlled slip capability.
If the receive elastic store is enabled (RCR.4 = 1), the user must provide a 2.048MHz clock to the
SYSCLK pin. If the IBO function is enabled, a 4.096MHz, 8.192MHz, or 16.384MHz clock must be
provided at the SYSCLK pin. The user can either provide a frame/multiframe sync at the RSYNC pin
(RCR.5 = 1) or have the RSYNC pin provide a pulse on frame/multiframe boundaries (RCR.5 = 0). If the
user wishes to obtain pulses at the frame boundary, RCR1.6 must be set to 0. If the user wishes to have
pulses occur at the multiframe boundary, RCR1.6 must be set to 1. If the elastic store is enabled, either
CAS (RCR.7 = 0) or CRC4 (RCR.7 = 1) multiframe boundaries are indicated through the RSYNC output.
See Section 19.1 for timing details. If the 512-bit elastic buffer either fills or empties, a controlled slip
occurs. If the buffer empties, a full frame of data (256 bits) is repeated at RSER, and the SR1.4 and RIR.3
bits are set to 1. If the buffer fills, a full frame of data is deleted, and the SR1.4 and RIR.4 bits are set to 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS21Q55 | IC TXRX QUAD T1/E1/J1 SCT 256BGA |
| DS21Q59LN+ | IC TXRX E1 QUAD 100-LQFP |
| DS21S07AS+T&R | IC TERMINATOR SCSI 16-SOIC |
| DS21T05Z/T&R | IC TERMINATOR SCSI 150MIL 16SOIC |
| DS21T07S+T&R | IC TERMINATOR SCSI 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS21Q50LN+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q50L-W+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS21Q50N | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC |
| DS21Q55 | 功能描述:IC TXRX QUAD T1/E1/J1 SCT 256BGA RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| DS21Q552 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad T1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。