87福利电影,在线播放果冻传媒fsog视频,中文字幕色婷婷在线视频

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1914 > DS21Q50LN (Maxim Integrated Products)IC TRANSCEIVER E1 QD IND 100LQFP PDF資料下載

參數(shù)資料

型號：	DS21Q50LN
廠商：	Maxim Integrated Products
文件頁數(shù)：	59/87頁
文件大?。?/td>	0K
描述：	IC TRANSCEIVER E1 QD IND 100LQFP
產(chǎn)品培訓(xùn)模塊：	Lead (SnPb) Finish for COTS
產(chǎn)品變化通告：	Product Discontinuation 20/Feb/2012
標(biāo)準(zhǔn)包裝：	90
功能：	收發(fā)器
接口：	E1
電路數(shù)：	4
電源電壓：	3.14 V ~ 3.47 V
電流 - 電源：	230mA
工作溫度：	-40°C ~ 85°C
安裝類型：	表面貼裝
封裝/外殼：	100-LQFP
供應(yīng)商設(shè)備封裝：	100-LQFP（14x14）
包裝：	托盤
包括：	AIS 警報檢測器和發(fā)生器，回送功能，PRBS 發(fā)生器 / 檢測器，遠程檢測器和發(fā)生器

DS21Q50

62 of 87

16.5 Jitter Attenuators

The DS21Q50 contains an on-board clock and data jitter attenuator for each transceiver and a single,

undedicated “clock only” jitter attenuator. Figure 1-1 shows this undedicated jitter attenuator as the

alternate jitter attenuator.

Clock and Data Jitter Attenuators

The clock and data jitter attenuators can be mapped into the receive or transmit paths and can be set to

buffer depths of either 32 or 128 bits through the LICR. The 128-bit mode is used in applications where

large excursions of wander are expected. The 32-bit mode is used in delay-sensitive applications. The

characteristics of the attenuators are shown in Figure 16-6. The jitter attenuators can be placed in either

the receive path or the transmit path by appropriately setting or clearing the JAS bit in the LICR. Also,

the jitter attenuator can be disabled (in effect, removed) by setting the DJA bit in the LICR. For the jitter

attenuator to operate properly, a 2.048MHz clock (±50ppm) must be applied at the MCLK pin. On-board

circuitry adjusts either the recovered clock from the clock/data recovery block or the clock applied at the

TCLK pin to create a smooth jitter free clock that is used to clock data out of the jitter attenuator FIFO. It

is acceptable to provide a gapped/bursty clock at the TCLK pin if the jitter attenuator is placed on the

transmit side. If the incoming jitter exceeds either 120 UIP-P (buffer depth is 128 bits) or 28 UIP-P (buffer

depth is 32 bits), the DS21Q50 divides the internal nominal 32.768MHz clock by either 15 or 17 instead

of the normal 16 to keep the buffer from overflowing. When the device divides by either 15 or 17, it also

sets the JALT bit in the receive information register (RIR.5).

Undedicated Clock Jitter Attenuator

The undedicated jitter attenuator prepares a user-supplied clock for use as a transmission clock (TCLK).

AJACKI is the input pin and AJCAKO is the output pin. Clocks generated by certain types of PLL or

other synthesizers may contain too much jitter to be appropriate for transmission. Network requirements

limit the amount of jitter that can be transmitted onto the network. This feature is enabled by setting

SC1CR.7 = 1 in transceiver 1.

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
DS21Q50LN+	功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q50L-W+	功能描述:網(wǎng)絡(luò)控制器與處理器 IC Quad E1 Transceiver RoHS:否制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS21Q50N	制造商:未知廠家制造商全稱:未知廠家功能描述:Telecommunication IC
DS21Q55	功能描述:IC TXRX QUAD T1/E1/J1 SCT 256BGA RoHS:否類別:集成電路 (IC) >> 接口 - 電信系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
DS21Q552	功能描述:網(wǎng)絡(luò)控制器與處理器 IC 5V Quad T1 Transceiver RoHS:否制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray

發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

(若只采購一條型號，填寫一行即可)

*型號	*數(shù)量	廠商	批號	封裝

添加更多采購