參數資料
型號: DS26504LNB2+
廠商: Maxim Integrated Products
文件頁數: 36/129頁
文件大?。?/td> 0K
描述: IC T1/E1/J1 64KCC ELEMENT 64LQFP
產品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 160
功能: BITS 元件
接口: 64KCC,E1,T1
電路數: 1
電源電壓: 3.14 V ~ 3.47 V
電流 - 電源: 150mA
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應商設備封裝: 64-LQFP(10x10)
包裝: 管件
包括: *
其它名稱: 90-26504+NB2
DS26504 T1/E1/J1/64KCC BITS Element
14 of 129
4. PIN FUNCTION DESCRIPTION
4.1 Transmit PLL
NAME
TYPE
FUNCTION
PLL_OUT
O
Transmit PLL Output. This pin can be selected to output the 1544kHz,
2048kHz, 64kHz, or 6312kHz output from the internal TX PLL or the internal
signal, TX CLOCK. See Figure 3-3 and Figure 3-4.
TCLK
I
Transmit Clock Input. A 64kHz, 1.544MHz, 2.048MHz, or 6312kHz primary
clock. May be selected by the TX PLL mux to either directly drive the transmit
section or be converted to one of the other rates prior to driving the transmit
section. See Figure 3-3 and Figure 3-4.
4.2 Transmit Side
NAME
TYPE
FUNCTION
TSER
I
Transmit Serial Data. Source of transmit data sampled on the falling edge of
TX CLOCK (an internal signal). See Figure 3-1, Figure 3-3, and the transmit
timing diagram (Figure 20-11).
TS_8K_4
I/O
TSYNC, 8kHz Sync, 400Hz Sync. See Figure 3-1 and the transmit timing
diagram (Figure 20-11).
T1/E1 Mode: In input mode, this pin is sampled on the falling edge of TX
CLOCK (an internal signal) and a pulse at this pin will establish either frame or
multiframe boundaries for the transmit side.
In output mode, this pin is updated on the rising edge of TX CLOCK (an internal
signal) and can be programmed to output a frame or multiframe sync pulse
useful for aligning data.
64KCC Mode: In input mode, this pin is sampled on the falling edge of TX
CLOCK (an internal signal) and will establish the boundary for the 8kHz portion
of the Composite Clock or the 400Hz boundary based on the setting of IOCR1.3.
In output mode, this pin is updated on the rising edge of TX CLOCK (an internal
signal) and will indicate the 8kHz or 400Hz composite clock alignment.
TCLKO
O
Transmit Clock Output. Buffered clock that is used to clock data through the
transmit-side formatter (i.e., either TCLK or RCLK).
Payload Mode: When payload mode is enabled, this pin outputs a gapped clock
based on the signal selected for transmit clock. In T1 operation, the clock is
gapped during the F-bit position. In E1 mode, the clock is gapped during time
slots 0 and 16.
TPOSO
O
Transmit Positive-Data Output. In T1 or E1 mode, updated on the rising edge
of TCLKO with the bipolar data out of the transmit-side formatter. Can be
programmed to source NRZ data via the output-data format (IOCR1.0) control
bit. In 64KCC or 6312kHz mode this pin will be low.
TNEGO
O
Transmit Negative-Data Output. In T1 or E1 mode, updated on the rising edge
of TCLKO with the bipolar data out of the transmit-side formatter. In 64KCC or
6312kHz mode this pin is low.
相關PDF資料
PDF描述
DS26514G+ IC TXRX T1/E1/J1 4PORT 256-CSBGA
DS26518NB1+ IC TXRX T1/E1/J1 8PORT 256-CSBGA
DS26519GN+ IC TXRX T1/E1/J1 16PRT 484-HSBGA
DS26521L+ IC TXRX T1/E1/J1 64-LQFP
DS26522GN+ IC TXRX T1/E1/J1 DUAL 144CSBGA
相關代理商/技術參數
參數描述
DS26504LNB2+ 功能描述:網絡控制器與處理器 IC E1/T1/J1/64Kcc Bits Element RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS26514 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-Port T1/E1/J1 Transceiver Fully Internal Impedance Match, No External Resistor
DS26514_11 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:4-Port T1/E1/J1 Transceiver Fully Internal Impedance Match, No External Resistor
DS26514DK 功能描述:網絡開發(fā)工具 DS26514 Dev Kit RoHS:否 制造商:Rabbit Semiconductor 產品:Development Kits 類型:Ethernet to Wi-Fi Bridges 工具用于評估:RCM6600W 數據速率:20 Mbps, 40 Mbps 接口類型:802.11 b/g, Ethernet 工作電源電壓:3.3 V
DS26514G 功能描述:網絡控制器與處理器 IC RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數量: 數據速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray