DS3171/DS3172/DS3173/DS3174
178 of 232
Bit 1: Transmit Single Error Insert (TSEI)
– This bit causes an error of the enabled type(s) to be inserted in the
transmit data stream if manual error insertion is disabled (MEIMS = 0). A 0 to 1 transition causes a single error to
be inserted. For a second error to be inserted, this bit must be set to 0, and back to 1. Note: If MEIMS is low, and
this bit transitions more than once between error insertion opportunities, only one error will be inserted.
Bit 0: Manual Error Insert Mode Select (MEIMS)
– When 0, error insertion is initiated by the TSEI register bit.
When 1, error insertion is initiated by the transmit manual error insertion signal (TMEI). Note: If TMEI or TSEI is
one, changing the state of this bit may cause an error to be inserted.
12.9.2 Receive DS3 Register Map
The receive DS3 utilizes eleven registers. Two registers are shared for C-Bit and M23 DS3 modes. The M23 DS3
mode does not use the RFEBER or RCPECR count registers.
Table 12-24. Receive DS3 Framer Register Map
Address
(1,3,5,7)20h
T3.RCR
(1,3,5,7)22h
(1,3,5,7)24h
T3.RSR1
(1,3,5,7)26h
T3.RSR2
(1,3,5,7)28h
T3.RSRL1
(1,3,5,7)2Ah
T3.RSRL2
(1,3,5,7)2Ch
T3.RSRIE1
(1,3,5,7)2Eh
T3.RSRIE2
(1,3,5,7)30h
(1,3,5,7)32h
(1,3,5,7)34h
T3.RFECR
(1,3,5,7)36h
T3.RPECR
(1,3,5,7)38h
T3.RFBECR
(1,3,5,7)3Ah
T3.RCPECR
(1,3,5,7)3Ch
(1,3,5,7)3Eh
Register
Register Description
T3 Receive Control Register
Reserved
T3 Receive Status Register #1
T3 Receive Status Register #2
T3 Receive Status Register Latched #1
T3 Receive Status Register Latched #2
T3 Receive Status Register Interrupt Enable #1
T3 Receive Status Register Interrupt Enable #2
Reserved
Reserved
T3 Receive Framing Error Count Register
T3 Receive P-bit Parity Error Count Register
T3 Receive Far-End Block Error Count Register
T3 Receive C-bit Parity Error Count Register
Unused
Unused
--
--
--
--
--
12.9.2.1 Register Bit Descriptions
Register Name:
Register Description:
Register Address:
Bit #
15
Name
Reserved
Default
0
Bit #
7
Name
RAILE
Default
0
T3.RCR
T3 Receive Control Register
(1,3,5,7)20h
14
13
12
11
10
ECC
0
9
8
COVHD
0
MAOD
0
MDAISI
0
AAISD
0
FECC1
0
FECC0
0
6
5
4
3
2
1
0
RAILD
0
RAIOD
0
RAIAD
0
ROMD
0
LIP1
0
LIP0
0
FRSYNC
0
Bit 14: C-bit Overhead Masking Disable (COVHD)
– When 0, the C-bit positions will be marked as overhead
(RDENn=0). When 1, the C-bit positions will be marked as data (RDENn=1). This bit is ignored in C-bit DS3 mode
or when the ROMD bit is set to one.