DS3251/DS3252/DS3253/DS3254
2 of 71
TABLE OF CONTENTS
1.
2.
3.
4.
5.
6.
7.
8.
STANDARDS COMPLIANCE ......................................................................................................... 6
DETAILED DESCRIPTION ............................................................................................................. 7
APPLICATION EXAMPLE .............................................................................................................. 7
BLOCK DIAGRAMS........................................................................................................................ 8
CONTROL INTERFACE MODES.................................................................................................... 9
PIN DESCRIPTIONS..................................................................................................................... 10
REGISTER DESCRIPTIONS......................................................................................................... 15
RECEIVER.................................................................................................................................... 24
8.1
I
NTERFACING TO THE
L
INE
........................................................................................................................... 24
8.2
O
PTIONAL
P
REAMP
..................................................................................................................................... 24
8.3
A
UTOMATIC
G
AIN
C
ONTROL
(AGC)
AND
A
DAPTIVE
E
QUALIZER
..................................................................... 24
8.4
C
LOCK AND
D
ATA
R
ECOVERY
(CDR)........................................................................................................... 24
8.5
L
OSS
-
OF
-S
IGNAL
(LOS) D
ETECTOR
............................................................................................................ 24
8.6
F
RAMER
I
NTERFACE
F
ORMAT AND THE
B3ZS/HDB3 D
ECODER
.................................................................... 25
8.7
R
ECEIVE
L
INE
-C
ODE
V
IOLATION
C
OUNTER
.................................................................................................. 26
8.8
R
ECEIVER
P
OWER
-D
OWN
........................................................................................................................... 26
8.9
R
ECEIVER
J
ITTER
T
OLERANCE
.................................................................................................................... 26
9.
TRANSMITTER............................................................................................................................. 27
9.1
T
RANSMIT
C
LOCK
....................................................................................................................................... 27
9.2
F
RAMER
I
NTERFACE
F
ORMAT AND THE
B3ZS/HDB3 E
NCODER
.................................................................... 27
9.3
P
ATTERN
G
ENERATION
............................................................................................................................... 27
9.4
W
AVESHAPING
, L
INE
B
UILD
-O
UT
, L
INE
D
RIVER
............................................................................................ 28
9.5
I
NTERFACING TO THE
L
INE
........................................................................................................................... 28
9.6
T
RANSMIT
D
RIVER
M
ONITOR
....................................................................................................................... 28
9.7
T
RANSMITTER
P
OWER
-D
OWN
...................................................................................................................... 28
9.8
T
RANSMITTER
J
ITTER
G
ENERATION
(I
NTRINSIC
)........................................................................................... 28
9.9
T
RANSMITTER
J
ITTER
T
RANSFER
................................................................................................................. 28
10.
JITTER ATTENUATOR............................................................................................................. 32
11.
DIAGNOSTICS.......................................................................................................................... 34
11.1
PRBS G
ENERATOR AND
D
ETECTOR
............................................................................................................ 34
11.2
L
OOPBACKS
............................................................................................................................................... 34
12.
CLOCK ADAPTER.................................................................................................................... 35
13.
RESET LOGIC .......................................................................................................................... 35
14.
TRANSFORMERS..................................................................................................................... 36
15.
CPU INTERFACES ................................................................................................................... 37
15.1
P
ARALLEL
I
NTERFACE
................................................................................................................................. 37
15.2
SPI I
NTERFACE
.......................................................................................................................................... 37
16.
JTAG TEST ACCESS PORT AND BOUNDARY SCAN............................................................ 40
16.1
JTAG D
ESCRIPTION
................................................................................................................................... 40
16.2
JTAG TAP C
ONTROLLER
S
TATE
M
ACHINE
D
ESCRIPTION
............................................................................. 40
16.3
JTAG I
NSTRUCTION
R
EGISTER AND
I
NSTRUCTIONS
...................................................................................... 42
16.4
JTAG T
EST
R
EGISTERS
.............................................................................................................................. 43
17.
ELECTRICAL CHARACTERISTICS ......................................................................................... 44
18.
PIN ASSIGNMENTS.................................................................................................................. 56
19.
PACKAGE INFORMATION....................................................................................................... 70
20.
THERMAL INFORMATION ....................................................................................................... 71
21.
REVISION HISTORY................................................................................................................. 71