參數(shù)資料
型號: DS80C400-FNY
廠商: Maxim Integrated Products
文件頁數(shù): 28/97頁
文件大?。?/td> 0K
描述: IC MCU 75MHZ 16MB HP 100-LQFP
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
產(chǎn)品變化通告: Product Discontinuation 20/Feb/2012
標準包裝: 90
系列: 80C
核心處理器: 8051
芯體尺寸: 8-位
速度: 75MHz
連通性: 1 線,CAN,EBI/EMI,以太網(wǎng),SIO,UART/USART
外圍設(shè)備: 電源故障復位,WDT
輸入/輸出數(shù): 64
程序存儲器容量: 64KB(64K x 8)
程序存儲器類型: ROM
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 1.62 V ~ 3.6 V
振蕩器型: 外部
工作溫度: -40°C ~ 85°C
封裝/外殼: 100-LQFP
包裝: 托盤
配用: DS80C400-KIT#-ND - EVAL KIT FOR DS80C400
DS80C400 Network Microcontroller
34 of 97
with the changes. Note that a machine cycle now requires just 4 clocks, and provides one ALE pulse per cycle.
Most instructions require only one or two cycles, but some require as many as four or five. Refer to the High-Speed
Microcontroller User’s Guide and High-Speed Microcontroller User’s Guide: Network Microcontroller Supplement
for individual instruction-timing details and for calculating the absolute timing of software loops. Also remember that
the counter/timers default to run at the traditional 12 clocks per increment. This means that timer-based events still
occur at the standard intervals, but that code now executes at a higher speed relative to the timers. Timers
optionally can be configured to run at the faster 4 clocks per increment to take advantage of faster controller
operation.
Memory interfacing can be performed identically to the standard 80C32. The high-speed nature of the DS80C400
core slightly changes the interface timing, and designers are advised to consult the timing diagrams in this data
sheet for more information.
This data sheet provides only a summary and overview of the DS80C400. Detailed descriptions are available in the
corresponding user’s guide. This data sheet assumes a familiarity with the architecture of the standard 80C32. In
addition to the basic features of that device, the DS80C400 incorporates many new features.
PERFORMANCE OVERVIEW
The DS80C400’s higher performance comes not just from increasing the clock frequency but from a more efficient
design. This updated core removes the dummy memory cycles that are present in a standard, 12 clock-per-
machine cycle 8051. In the DS80C400, a machine cycle requires only 4 clocks. Thus the fastest instruction, 1
machine cycle in duration, executes three times faster for the same crystal frequency. The majority of instructions
on the DS80C400 experience a 3-to-1 speed improvement, while a few execute between 1.5 and 2.4 times faster.
One instruction, INC DPTR, actually executes in fewer machine cycles (1 machine cycle vs. 2 machine cycles
originally required), thus it sees a 6X throughput improvement over the original 8051. Regardless of specific
performance improvements, all instructions are faster than the original 8051.
Improvement of individual programs depend on the actual mix of instructions used. Speed-sensitive applications
should make the most use of instructions that are at least three times faster. However, given the large number of 3-
to-1 improved op codes, dramatic speed improvements are likely for any arbitrary combination of instructions. The
core architectural improvements and the submicron-CMOS design result in a peak instruction cycle of 54ns (18.75
million instructions per second, i.e., MIPS). To further increase performance, auto-increment/decrement and auto-
toggle enhancements have been implemented for the quad data pointer to allow the user to eliminate wasted
instructions when moving blocks of memory.
SPECIAL FUNCTION REGISTERS (SFRS)
SFRs control most special features of the microcontroller. They allow the device to have many new features but
use the standard 8051 instruction set. When writing software to use a new feature, an equate statement defines the
SFR to the assembler or compiler. This is the only change needed to access the new function. The DS80C400
duplicates the SFRs contained in the standard 80C32. Table 1 shows the register addresses and bit locations. The
High-Speed Microcontroller User’s Guide: Network Microcontroller Supplement contains a full description of all
SFRs.
相關(guān)PDF資料
PDF描述
DS80C410-FNY+ IC MCU 75MHZ 16MB HP 100-LQFP
DS8102+ IC MODULATOR/DECODER 16-TSSOP
DS8113-JNG+ IC INTERFACE SMART CARD 28-TSSOP
DS8313-RRX+ IC INTERFACE SMART CARD 28-SOIC
DS8500-JND+T&R IC MODEM HART SGL 3.6V 20-TQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS80C400-FNY+ 功能描述:8位微控制器 -MCU Network MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
DS80C400-KIT 功能描述:EVAL KIT FOR DS80C400 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 通用嵌入式開發(fā)板和套件(MCU、DSP、FPGA、CPLD等) 系列:- 產(chǎn)品培訓模塊:Blackfin® Processor Core Architecture Overview Blackfin® Device Drivers Blackfin® Optimizations for Performance and Power Consumption Blackfin® System Services 特色產(chǎn)品:Blackfin? BF50x Series Processors 標準包裝:1 系列:Blackfin® 類型:DSP 適用于相關(guān)產(chǎn)品:ADSP-BF548 所含物品:板,軟件,4x4 鍵盤,光學撥輪,QVGA 觸摸屏 LCD 和 40G 硬盤 配用:ADZS-BFBLUET-EZEXT-ND - EZ-EXTENDER DAUGHTERBOARDADZS-BFLLCD-EZEXT-ND - BOARD EXT LANDSCAP LCD INTERFACE 相關(guān)產(chǎn)品:ADSP-BF542BBCZ-4A-ND - IC DSP 16BIT 400MHZ 400CSBGAADSP-BF544MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF542KBCZ-6A-ND - IC DSP 16BIT 600MHZ 400CSBGAADSP-BF547MBBCZ-5M-ND - IC DSP 16BIT 533MHZ MDDR 400CBGAADSP-BF548BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF547BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF544BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGAADSP-BF542BBCZ-5A-ND - IC DSP 16BIT 533MHZ 400CSBGA
DS80C400-KIT# 功能描述:開發(fā)板和工具包 - 8051 RoHS:否 制造商:Silicon Labs 產(chǎn)品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
DS80C410 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN
DS80C410_09 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Network Microcontrollers with Ethernet and CAN