- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377000 > DSP1629 TVS 400W 64V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1629 |
| 英文描述： | TVS 400W 64V UNIDIRECT SMA |
| 中文描述： | DSP1629數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 1/126頁(yè) |
| 文件大小： | 1993K |
| 代理商： | DSP1629 |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Data Sheet
March 2000
DSP1629 Digital Signal Processor
1 Features
I
Optimized for digital cellular applications with a bit
manipulation unit for higher coding efficiency.
I
On-chip, programmable, PLL clock synthesizer.
I
10 ns and 16.7 ns instruction cycle times at 3.0 V, and
19.2 ns and 12.5 ns instruction cycle times at 2.7 V,
respectively.
I
Mask-programmable memory map option: The
DSP1629x16 features 16 Kwords on-chip dual-port
RAM. The DSP1629x10 features 10 Kwords on-chip
dual-port RAM. Both feature 48 Kwords on-chip ROM
with a secure option.
I
Low power consumption:
— <1.9 mW/MIPS typical at 2.7 V.
I
Flexible power management modes:
—Standard sleep: 0.2 mW/MIPS at 2.7 V.
—Sleep with slow internal clock: 0.7 mW at 2.7 V.
—Hardware STOP (pin halts DSP): <20
μ
A.
I
Mask-programmable clock options: small signal, and
CMOS.
I
144 PBGA package (13 mm x 13 mm) available.
I
Sequenced accesses to X and Y external memory.
I
Object code and pin compatible with the DSP1627.
I
Single-cycle squaring.
I
16 x 16-bit multiplication and 36-bit accumulation in
one instruction cycle.
I
Instruction cache for high-speed, program-efficient,
zero-overhead looping.
I
Dual 25 Mbits/s serial I/O ports with multiprocessor
capability:
—16-bit data channel, 8-bit protocol channel.
I
8-bit parallel host interface:
—Supports 8- or 16-bit transfers.
—Motorola
*
or Intel
compatible.
I
8-bit control I/O interface.
I
256 memory-mapped I/O ports.
I
IEEE
P1149.1 test port (JTAG boundary scan).
I
Full-speed in-circuit emulation hardware develop-
ment system on-chip.
I
Supported by DSP1629 software and hardware
development tools.
2 Description
The DSP1629 is Lucent Technologies Microelectronics
Group’s first digital signal processor offering 100 MIPS
operation at 3.0 V and 80 MIPS operation at 2.7 V with a
reduction in power consumption. Designed specifically
for applications requiring low power dissipation in digital
cellular systems, the DSP1629 is a signal-coding device
that can be programmed to perform a wide variety of
fixed-point signal processing functions. The device is
based on the DSP1600 core with a bit manipulation unit
for enhanced signal coding efficiency. The DSP1629 in-
cludes a mix of peripherals specifically intended to sup-
port processing-intensive but cost-sensitive applications
in the area of digital wireless communications.
The DSP1629x16 contains 16 Kwords of internal dual-
port RAM (DPRAM), which allows simultaneous access
to two RAM locations in a single instruction cycle. The
DSP1629x10 supports the use of 10 Kwords of DPRAM.
Both devices contain 48 Kwords of internal ROM (IROM).
The DSP1629 is object code compatible with the
DSP1627 while providing more memory. The DSP1629 is
pin compatible with the DSP1627. Note that TRST (JTAG
test reset) replaces a V
DD
pin.
The DSP1629 supports 2.7 V, and 3.0 V operation and
flexible power management modes required for portable
cellular terminals. Several control mechanisms achieve
low-power operation, including a STOP pin for placing the
DSP into a fully static, halted state and a programmable
power control register used to power down unused on-
chip I/O units. These power management modes allow
for trade-offs between power reduction and wake-up la-
tency requirements. During system standby, power con-
sumption is reduced to less than 20
μ
A.
The on-chip clock synthesizer can be driven by an exter-
nal clock whose frequency is a fraction of the instruction
rate.
The device is packaged in a 144-pin PBGA, a 100-pin
BQFP, or a 100-pin TQFP and is available with 10 ns and
16.7 ns instruction cycle times at 3.0 V, and 19.2 ns and
12.5 ns instruction cycle times at 2.7 V, respectively.
*
Intelis a registered trademark of Intel Corporation.
IEEE is a registered trademark of The Institute of Electrical
and Electronics Engineers, Inc.
Motorolais a registered trademark of Motorola, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
| DSP25 | Phase-leg Rectifier Diode |
| DSP25-12A | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1629BA10K10IT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K12.5IR | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA10K16.7IT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K19.2IR | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA16K10IT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。