參數(shù)資料
型號(hào)： DSP56303AG100
廠商： Freescale Semiconductor
文件頁(yè)數(shù)： 2/108頁(yè)
文件大?。?/td> 0K
描述： IC DSP 24BIT 100MHZ 144-LQFP
特色產(chǎn)品： DSP56303 24-bit Digital Signal Processor
標(biāo)準(zhǔn)包裝： 60
系列： DSP563xx
類型： 定點(diǎn)
接口： 主機(jī)接口，SSI，SCI
時(shí)鐘速率： 100MHz
非易失內(nèi)存： ROM（576 B）
芯片上RAM： 24kB
電壓 - 輸入/輸出： 3.30V
電壓 - 核心： 3.30V
工作溫度： -40°C ~ 100°C
安裝類型： 表面貼裝
封裝/外殼： 144-LQFP
供應(yīng)商設(shè)備封裝： 144-LQFP（20x20）
包裝： 托盤
DSP56303 Technical Data, Rev. 11
1-6
Freescale Semiconductor
Signals/Connections
BG
Input
Ignored Input
Bus Grant—Asserted by an external bus arbitration circuit when the DSP56303
becomes the next bus master. When BG is asserted, the DSP56303 must wait until BB
is deasserted before taking bus mastership. When BG is deasserted, bus mastership is
typically given up at the end of the current bus cycle. This may occur in the middle of an
instruction that requires more than one external bus cycle for execution.
The default operation of this bit requires a setup and hold time as specified in Table 2-
14. An alternate mode can be invoked: set the asynchronous bus arbitration enable
(ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set, BG and BB are
synchronized internally. This eliminates the respective setup and hold time
requirements but adds a required delay between the deassertion of an initial BG input
and the assertion of a subsequent BG input.
BB
Input/
Output
Ignored Input
Bus Busy—Indicates that the bus is active. Only after BB is deasserted can the
pending bus master become the bus master (and then assert the signal again). The
bus master may keep BB asserted after ceasing bus activity regardless of whether BR
is asserted or deasserted. Called “bus parking,” this allows the current bus master to
reuse the bus without rearbitration until another device requires the bus. BB is
deasserted by an “active pull-up” method (that is, BB is driven high and then released
and held high by an external pull-up resistor).
The default operation of this signal requires a setup and hold time as specified in Table
2-14. An alternative mode can be invoked by setting the ABE bit (Bit 13) in the
Operating Mode Register. When this bit is set, BG and BB are synchronized internally.
See BG for additional information.
Note: BB requires an external pull-up resistor.
CAS
Output
Tri-stated
Column Address Strobe—When the DSP is the bus master, CAS is an active-low
output used by DRAM to strobe the column address. Otherwise, if the Bus Mastership
Enable (BME) bit in the DRAM control register is cleared, the signal is tri-stated.
BCLK
Output
Tri-stated
Bus Clock
When the DSP is the bus master, BCLK is active when the Operating Mode Register
Address Trace Enable bit is set. When BCLK is active and synchronized to CLKOUT by
the internal PLL, BCLK precedes CLKOUT by one-fourth of a clock cycle.
BCLK
Output
Tri-stated
Bus Clock Not
When the DSP is the bus master, BCLK is the inverse of the BCLK signal. Otherwise,
the signal is tri-stated.
Table 1-8.
External Bus Control Signals (Continued)
Signal
Name
Type
State During Reset,
Stop, or Wait
Signal Description
相關(guān)PDF資料
PDF描述
V300A3V3E264BL3 CONVERTER MOD DC/DC 3.3V 264W
KRM55WR72A156MH01K CAP CER 15UF 100V 20% X7R 2220
VI-B51-CY-F2 CONVERTER MOD DC/DC 12V 50W
MLP2012S4R7M INDUCTOR MULTILAYER 4.7UH 0805
DSPB56374AE IC DSP 24BIT 150MHZ 52-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP56303AG100B1 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56303AG100R2 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 24 BIT DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56303EVM 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP56303 Eval Kit RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
DSP56303EVMCL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56303EVM DSP56303EVM Kit Contents List
DSP56303EVMUM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56303 EVM Users Manual
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*