- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F827 (飛思卡爾半導(dǎo)體(中國)有限公司) 16-bit Hybrid Controller(16位混合控制器) PDF資料下載
參數(shù)資料
| 型號： | DSP56F827 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 16-bit Hybrid Controller(16位混合控制器) |
| 中文描述： | 16位混合控制器（16位混合控制器） |
| 文件頁數(shù)： | 14/52頁 |
| 文件大?。?/td> | 1175K |
| 代理商： | DSP56F827 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
14
56F827 Technical Data
MISO
(GPIOF6)
100
Input/Output
Input/Output
SPI Master In/Slave Out (MISO)
—This serial data pin is an input to a
master device and an output from a slave device. The MISO line of a
slave device is placed in the high-impedance state if the slave device is
not selected.
Port F GPIO
—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
After reset, the default state is MISO.
SS
(GPIOF7)
99
Input/Output
Input/Output
SPI Slave Select
—In master mode, this pin is used to arbitrate multiple
masters. In slave mode, this pin is used to select the slave.
Port F GPIO
—This General Purpose I/O (GPIO) pin can be individually
programmed as input or output.
After reset, the default state is SS.
TXD0
(SCLK0)
108
Output
Input/Output
Transmit Data (TXD0)
—transmit data output
SPI Serial Clock
—In master mode, this pin serves as an output,
clocking slaved listeners. In slave mode, this pin serves as the data
clock input.
After reset, the default state is SCI output.
RXD0
(MOSI0)
107
Input
Input/Output
Receive Data (RXD0)
—receive data input
SPI Master Out/Slave In
—This serial data pin is an input to a master
device and an output from a slave device. The MISO line of a slave
device is placed in the high-impedance state if the slave device is not
selected.
TXD1
(MISO0)
106
Output
Input/Output
Transmit Data (TXD1)
—transmit data output
SPI Master In/Slave Out
—This serial data pin is an output to a master
device and an input from a slave device. The master device places data
on the MOSI line one half-cycle before the clock edge the slave device
uses to latch the data.
After reset, the default state is SCI input.
RXD1
(SS0)
105
Input
(Schmitt)
Input
Receive Data (RXD1)
— receive data input
SPI Slave Select
—In master mode, this pin is used to arbitrate multiple
masters. In slave mode, this pin is used to select the slave.
After reset, the default state is SCI input.
Table 3. 56F827 Signal and Package Information for the 128 Pin LQFP (Continued)
Signal Name
Pin No.
Type
Description
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP8-08AC | Phase-leg Rectifier Diode ISOPLUS220 |
| DSP8-08 | Phase-leg Rectifier Diode |
| DSP8-08AS | Phase-leg Rectifier Diode |
| DSP8-08S | Phase-leg Rectifier Diode |
| DSP8-12S | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F827/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827E | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56F827E/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827EVM | 制造商:Freescale Semiconductor 功能描述:Microprocessor Support IC For Use With:5 |
| DSP56F827EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F827 Evaluation Module Hardware User＇s Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。