- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F827 (飛思卡爾半導(dǎo)體(中國)有限公司) 16-bit Hybrid Controller(16位混合控制器) PDF資料下載
參數(shù)資料
| 型號： | DSP56F827 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 16-bit Hybrid Controller(16位混合控制器) |
| 中文描述： | 16位混合控制器（16位混合控制器） |
| 文件頁數(shù)： | 22/52頁 |
| 文件大小： | 1175K |
| 代理商： | DSP56F827 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
22
56F827 Technical Data
V
DD
should not be allowed to rise early (1). This is usually avoided by running the regulator for the V
DD
supply (2.5V) from the voltage generated by the 3.3V V
DDIO
supply, see
Figure 5
. This keeps V
DD
from
rising faster than V
DDIO
.
V
DD
should not rise so late that a large voltage difference is allowed between the two supplies (2). Typically,
this situation is avoided by using external discrete diodes in series between supplies, as shown in
Figure 5
.
The series diodes forward bias when the difference between V
DDIO
and V
DD
reaches approximately 1.4,
causing V
DD
to rise as V
DDIO
ramps up. When the V
DD
regulator begins proper operation, the difference
between supplies will typically be 0.8V and conduction through the diode chain reduces to essentially
leakage current. During supply sequencing, the following general relationship should be adhered to:
V
DDIO
> V
DD
> (V
DDIO
- 1.4V)
In practice, V
DDA
is typically connected directly to V
DDIO
with some filtering.
Figure 5. Example Circuit to Control Supply Sequencing
3.4 AC Electrical Characteristics
Timing waveforms in
Section 3.4
are tested using the V
IL
and V
IH
levels specified in the DC Characteristics
table. In
Figure 6
the levels of V
IH
and V
IL
for an input signal are shown.
Figure 6. Input Signal Measurement References
Figure 7
shows the definitions of the following signal states:
Active state, when a bus or signal is driven, and enters a low impedance state.
Tri-stated, when a bus or signal is placed in a high impedance state.
Data Valid state, when a signal level has reached V
OL
or V
OH.
Data Invalid state, when a signal level is in transition between V
OL
and V
OH.
3.3V
Regulator
2.5V
Regulator
Supply
V
DD
V
DDIO,
V
DDA
V
IH
V
IL
Fall Time
Input Signal
Note: The midpoint is V
IL
+ (V
IH
– V
IL
)/2.
Midpoint1
Low
High
Pulse Width
90%
50%
10%
Rise Time
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP8-08AC | Phase-leg Rectifier Diode ISOPLUS220 |
| DSP8-08 | Phase-leg Rectifier Diode |
| DSP8-08AS | Phase-leg Rectifier Diode |
| DSP8-08S | Phase-leg Rectifier Diode |
| DSP8-12S | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F827/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827E | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Digital Signal Controllers |
| DSP56F827E/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:56F827 16-bit Hybrid Controller |
| DSP56F827EVM | 制造商:Freescale Semiconductor 功能描述:Microprocessor Support IC For Use With:5 |
| DSP56F827EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F827 Evaluation Module Hardware User＇s Manual |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。