參數資料
型號: EDE1104ABSE-6E-E
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: 1G bits DDR2 SDRAM
中文描述: 256M X 4 DDR DRAM, 0.45 ns, PBGA68
封裝: ROHS COMPLIANT, FBGA-68
文件頁數: 60/82頁
文件大?。?/td> 618K
代理商: EDE1104ABSE-6E-E
EDE1104ABSE, EDE1108ABSE, EDE1116ABSE
Data Sheet E0852E50 (Ver. 5.0)
60
WRIT
NOP
WRIT
/CK
CK
T0
T2
T4
T6
T8
T10
T1
T3
T5
T7
T9
T11
Command
DQS, /DQS
DQ
NOP
Burst interrupt is only
allowed at this timing.
Write Interrupt by Write (WL = 3, BL = 8)
in
B7
A
B
WL = 3
in
A0
in
A1
in
A2
in
A3
in
B0
in
B1
in
B2
in
B3
in
B4
in
B5
in
B6
Notes :1. Write burst interrupt function is only allowed on burst of 8. Burst interrupt of 4 is prohibited.
2. Write burst of 8 can only be interrupted by another write command. Write burst interruption by read
command or precharge command is prohibited.
3. Write burst interrupt must occur exactly two clocks after previous write command. Any other write burst
interrupt timings are prohibited.
4. Write burst interruption is allowed to any bank inside DRAM.
5. Write burst with auto precharge enabled is not allowed to interrupt.
6. Write burst interruption is allowed by another write with auto precharge command.
7. All command timings are referenced to burst length set in the mode register. They are not referenced to
actual burst. For example, minimum write to precharge timing is WL + BL/2 + tWR where tWR starts with
the rising clock after the un-interrupted burst end and not from the end of actual burst end.
相關PDF資料
PDF描述
EDE1104ABSE-8E-E 1G bits DDR2 SDRAM
EDE1108ABSE 1G bits DDR2 SDRAM
EDE1108ABSE-4A-E 1G bits DDR2 SDRAM
EDE1108ABSE-5C-E 1G bits DDR2 SDRAM
EDE1108ABSE-6C-E 1G bits DDR2 SDRAM
相關代理商/技術參數
參數描述
EDE1104ABSE-8E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ACBG 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ACBG-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ACBG-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM
EDE1104ACBG-8E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:1G bits DDR2 SDRAM