- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384279 > EDE2104ABSE (Elpida Memory, Inc.) 2G bits DDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號： | EDE2104ABSE |
| 廠商： | Elpida Memory, Inc. |
| 英文描述： | 2G bits DDR2 SDRAM |
| 中文描述： | 第二代位DDR2 SDRAM內(nèi)存 |
| 文件頁數(shù)： | 1/81頁 |
| 文件大小： | 604K |
| 代理商： | EDE2104ABSE |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁
Document No. E1196E10 (Ver. 1.0)
Date Published November 2007 (K) Japan
Printed in Japan
URL: http://www.elpida.com
Elpida Memory, Inc. 2007
PRELIMINARY DATA SHEET
2G bits DDR2 SDRAM
EDE2104ABSE (512M words
×
4 bits)
EDE2108ABSE (256M words
×
8 bits)
Specifications
Density: 2G bits
Organization
64M words
×
4 bits
×
8 banks (EDE2104ABSE)
32M words
×
8 bits
×
8 banks (EDE2108ABSE)
Package
68-ball FBGA
Lead-free (RoHS compliant)
Power supply: VDD, VDDQ
=
1.8V
±
0.1V
Data rate
800Mbps/667Mbps/533Mbps (max.)
1KB page size
Row address: A0 to A14
Column address: A0 to A9, A11 (EDE2104ABSE)
A0 to A9 (EDE2108ABSE)
Eight internal banks for concurrent operation
Interface: SSTL_18
Burst lengths (BL): 4, 8
Burst type (BT):
Sequential (4, 8)
Interleave (4, 8)
/CAS Latency (CL): 3, 4, 5, 6
Precharge: auto precharge option for each burst
access
Driver strength: normal/weak
Refresh: auto-refresh, self-refresh
Refresh cycles: 8192 cycles/64ms
Average refresh period
7.8
μ
s at 0
°
C
≤
TC
≤
+
85
°
C
3.9
μ
s at
+
85
°
C
<
TC
≤
+
95
°
C
Operating case temperature range
TC = 0
°
C to +95
°
C
Features
Double-data-rate architecture; two data transfers per
clock cycle
The high-speed data transfer is realized by the 4 bits
prefetch pipelined architecture
Bi-directional differential data strobe (DQS and /DQS)
is transmitted/received with data for capturing data at
the receiver
DQS is edge-aligned with data for READs; center-
aligned with data for WRITEs
Differential clock inputs (CK and /CK)
DLL aligns DQ and DQS transitions with CK
transitions
Commands entered on each positive CK edge; data
and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted /CAS by programmable additive latency for
better command and data bus efficiency
Off-Chip-Driver Impedance Adjustment and On-Die-
Termination for better signal quality
Programmable RDQS, /RDQS output for making
×
8
organization compatible to
×
4 organization
/DQS, (/RDQS) can be disabled for single-ended
Data Strobe operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDE2104ABSE-5C-E | 2G bits DDR2 SDRAM |
| EDE2104ABSE-6E-E | 2G bits DDR2 SDRAM |
| EDE2104ABSE-8G-E | 2G bits DDR2 SDRAM |
| EDE2108ABSE | 2G bits DDR2 SDRAM |
| EDE2108ABSE-5C-E | 2G bits DDR2 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE2104ABSE-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2104ABSE-6E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2104ABSE-8G-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2108ABSE | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
| EDE2108ABSE-5C-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。