參數(shù)資料
型號(hào): EDE2104ABSE
廠商: Elpida Memory, Inc.
英文描述: 2G bits DDR2 SDRAM
中文描述: 第二代位DDR2 SDRAM內(nèi)存
文件頁(yè)數(shù): 20/81頁(yè)
文件大?。?/td> 604K
代理商: EDE2104ABSE
EDE2104ABSE, EDE2108ABSE
Preliminary Data Sheet E1196E10 (Ver. 1.0)
20
AC Input Test Conditions
Parameter
Symbol
Value
Unit
Notes
Input reference voltage
VREF
0.5
×
VDDQ
V
1
Input signal maximum peak to peak swing
VSWING (max.)
1.0
V
1
Input signal minimum slew rate
SLEW
1.0
V/ns
2, 3
Notes: 1. Input waveform timing is referenced to the input signal crossing through the VIH/IL (AC) level applied to
the device under test.
2. The input signal minimum slew rate is to be maintained over the range from VREF to VIH (AC) min. for
rising edges and the range from VREF to VIL (AC) max. for falling edges as shown in the below figure.
3. AC timings are referenced with input waveforms switching from VIL (AC) to VIH (AC) on the positive
transitions and VIH (AC) to VIL (AC) on the negative transitions.
VSWING(max.)
Δ
TR
Δ
TF
VREF
VIL (AC)(max.)
Δ
TF
AC Input Test Signal Wave forms
Falling slew =
VDDQ
VIH (AC)(min.)
VIH (DC)(min.)
VIL (DC)(max.)
VIL (AC)(max.)
VSS
VREF
VIH (AC) min.
VREF
Δ
TR
Rising slew =
VTT
Measurement point
DQ
RT =25
Ω
Output Load
相關(guān)PDF資料
PDF描述
EDE2104ABSE-5C-E 2G bits DDR2 SDRAM
EDE2104ABSE-6E-E 2G bits DDR2 SDRAM
EDE2104ABSE-8G-E 2G bits DDR2 SDRAM
EDE2108ABSE 2G bits DDR2 SDRAM
EDE2108ABSE-5C-E 2G bits DDR2 SDRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EDE2104ABSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM
EDE2104ABSE-6E-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM
EDE2104ABSE-8G-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM
EDE2108ABSE 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM
EDE2108ABSE-5C-E 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:2G bits DDR2 SDRAM