- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299021 > EDE5108AHSE-6E-E (ELPIDA MEMORY INC) 64M X 8 DDR DRAM, 0.45 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | EDE5108AHSE-6E-E |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | 64M X 8 DDR DRAM, 0.45 ns, PBGA60 |
| 封裝： | ROHS COMPLIANT, FBGA-60 |
| 文件頁數(shù)： | 2/64頁 |
| 文件大?。?/td> | 871K |
| 代理商： | EDE5108AHSE-6E-E |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Datasheet
DD2.x
PowerPC 750CL Microprocessor
Preliminary
General Information
Page 10 of 65
750cl_ds_body.fm.2.4
May 29, 2007
Fixed-point units
Fixed-Point Unit 1 (FXU1): multiply, divide, shift, rotate, arithmetic, logical
Fixed-Point Unit 2 (FXU2): shift, rotate, arithmetic, logical
Single-cycle arithmetic, shift, rotate, logical
Multiply and divide support (multi-cycle)
Early out multiply
Floating-point unit
Support for IEEE-754 standard single-precision and double-precision floating-point arithmetic
3-cycle latency, 1-cycle throughput, single-precision multiply-add
3-cycle latency, 1-cycle throughput, double-precision add
4-cycle latency, 2-cycle throughput, double-precision multiply-add
Hardware support for divide
Hardware support for denormalized numbers
Time deterministic non-IEEE mode
System unit
Executes CR logical instructions and miscellaneous system instructions
Has special register transfer instructions
Level 1 (L1) cache structure
32K, 32-byte line, 8-way set associative instruction cache
32K, 32-byte line, 8-way set associative data cache
Single-cycle cache access
Pseudo least-recently-used (PLRU) replacement
Copy-back or write-through data cache (on a page per page basis)
Supports PowerPC memory coherency modes
Nonblocking instruction and data cache (supports hits under one outstanding miss)
No snooping of instruction cache
Memory management unit
128 entry, 2-way set associative instruction TLB
128 entry, 2-way set associative data TLB
Hardware reload for TLBs
Eight instruction block address translation (BAT) arrays and eight data BATs
Virtual memory support for up to 4 petabytes (252) virtual memory
Real memory support for up to 4 gigabytes (232) of physical memory
Level 2 (L2) cache
256 KB, 64-byte line, 2-way set associative on-chip cache memory
Internal L2 cache controller with 2K-entry tag array
Copy-back or write-through data cache (on a page basis, or for all L2)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDH816H64C35C9M | 256K X 4 MULTI DEVICE SRAM MODULE, 35 ns, DMA40 |
| EDI441024C100BB | 1M X 4 FAST PAGE DRAM, 100 ns, CDSO24 |
| EDI488MEV6SI | 8M X 8 EDO DRAM, 60 ns, PDSO32 |
| EDI7P048ATA1003I25 | 48M X 8 FLASH 5V PROM CARD, 250 ns, XMA |
| EDI84256LPS35NM | 256K X 4 STANDARD SRAM, 35 ns, CDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDE5108AHSE-8E-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AHSE-8G-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AJBG | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AJBG-1J | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
| EDE5108AJBG-1J-E | 制造商:ELPIDA 制造商全稱:Elpida Memory 功能描述:512M bits DDR2 SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。