- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3799 > EFM32TG822F32 (Energy Micro)IC MCU 32BIT 32KB FLASH 48LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | EFM32TG822F32 |
| 廠商： | Energy Micro |
| 文件頁(yè)數(shù)： | 14/136頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 32BIT 32KB FLASH 48LQFP |
| 特色產(chǎn)品： | EFM32 Tiny Gecko |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | Tiny Gecko |
| 核心處理器： | ARM? Cortex?-M3 |
| 芯體尺寸： | 32-位 |
| 速度： | 32MHz |
| 連通性： | I²C，IrDA，智能卡，SPI，UART/USART |
| 外圍設(shè)備： | 欠壓檢測(cè)/復(fù)位，DMA，I²S，LCD，POR，PWM，WDT |
| 輸入/輸出數(shù)： | 37 |
| 程序存儲(chǔ)器容量： | 32KB（32K x 8） |
| 程序存儲(chǔ)器類型： | 閃存 |
| RAM 容量： | 4K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 1.8 V ~ 3.8 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 4x12b，D/A 1x12b |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 48-TQFP |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 914-1031-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)
...the world's most energy friendly microcontrollers
2011-02-04 - d0002_Rev1.00
110
www.energymicro.com
Bits
Name
Function
When this bit is set to 1, the PC value stacked for the exception return points to the instruction
that was preempted by the exception.
[0]
-
Reserved.
Note
The HFSR bits are sticky. This means as one or more fault occurs, the associated bits are
set to 1. A bit that is set to 1 is cleared to 0 only by writing 1 to that bit, or by a reset.
4.3.13 Memory Management Fault Address Register
The MMFAR contains the address of the location that generated a memory management fault. See the
register summary in Table 4.12 (p. 94) for its attributes. The bit assignments are:
Table 4.30. MMFAR bit assignments
Bits
Name
Function
[31:0]
ADDRESS
When the MMARVALID bit of the MMFSR is set to 1, this field holds the address of the location
that generated the memory management fault
When an unaligned access faults, the address is the actual address that faulted. Because a single read
or write instruction can be split into multiple aligned accesses, the fault address can be any address in
the range of the requested access size.
Flags in the MMFSR indicate the cause of the fault, and whether the value in the MMFAR is valid. See
4.3.14 Bus Fault Address Register
The BFAR contains the address of the location that generated a bus fault. See the register summary in
Table 4.12 (p. 94) for its attributes. The bit assignments are:
Table 4.31. BFAR bit assignments
Bits
Name
Function
[31:0]
ADDRESS
When the BFARVALID bit of the BFSR is set to 1, this field holds the address of the location that
generated the bus fault
When an unaligned access faults the address in the BFAR is the one requested by the instruction, even
if it is not the address of the fault.
Flags in the BFSR indicate the cause of the fault, and whether the value in the BFAR is valid. See
4.3.15 System control block design hints and tips
Ensure software uses aligned accesses of the correct size to access the system control block registers:
except for the CFSR and SHPR1-SHPR3, it must use aligned word accesses
for the CFSR and SHPR1-SHPR3 it can use byte or aligned halfword or word accesses.
The processor does not support unaligned accesses to system control block registers.
In a fault handler. to determine the true faulting address:
1. Read and save the MMFAR or BFAR value.
2. Read the MMARVALID bit in the MMFSR, or the BFARVALID bit in the BFSR. The MMFAR or BFAR
address is valid only if this bit is 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPC1313FHN33,551 | IC MCU 32BIT 32KB FLASH 33HVQFN |
| P80C32SBAA,512 | IC 80C51 MCU 8BIT ROMLESS 44PLCC |
| P80C32UBAA,512 | IC 80C51 MCU 8BIT ROMLESS 44PLCC |
| 1-5353583-1 | CONN RCPT 4X1 USB RT ANG SMD |
| 5353583-4 | CONN RCPT USB 4POS R/A SMD SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EFM32TG822F32-QFP48 | 制造商:Energy Micro AS 功能描述:TINY GECKO MCU - Tape and Reel 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 48TQFP |
| EFM32TG822F32-QFP48T | 制造商:Energy Micro AS 功能描述:32 BIT ARM MPU, TINY GECKO - Trays |
| EFM32TG822F32-QFP48-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 48TQFP |
| EFM32-TG822F32-SK | 功能描述:IC MICRO KIT GECKO 48LQFP RoHS:是 類別:套件 >> 半導(dǎo)體產(chǎn)品 - IC 元件分類 系列:Tiny Gecko 其它有關(guān)文件:NXPLOGIC2-KIT-ND Contents 標(biāo)準(zhǔn)包裝:1 系列:74AUP 套件類型:邏輯 值:180 件 - 18 種值各 10 件 包裝:- 安裝類型:表面貼裝 包括封裝:6-XSON，8-XSON，8-XQFN 產(chǎn)品目錄頁(yè)面:2653 (CN2011-ZH PDF) 工具箱內(nèi)容:(10) 568-4391-1-ND - IC GATE MULT-FUNC CONFIG 6-XSON(10) 568-4390-1-ND - IC CONFIG MULT-FUNC GATE 6-XSON(10) 568-4389-1-ND - IC GATE DUAL FUNCTION 8-XSON(10) 568-4388-1-ND - IC GATE DUAL FUNCTION 8-XQFN(10) 568-4387-1-ND - IC F-F D-TYPE POS EDGE 8-XSON(10) 568-4386-1-ND - IC F-F D-TYPE POS EDGE 8-XQFN(10) 568-4385-1-ND - IC CONFIG MULTI-FUNC GATE 6-XSON(10) 568-4384-1-ND - IC EX-OR GATE 3-IN 6-XSON(10) 568-4383-1-ND - IC F-F D-TYPE POS EDGE 6-XSON(10) 568-4382-1-ND - IC LATCH D-TYPE 6-XSON更多... 其它名稱:NXPLOGIC2-KIT |
| EFM32TG822F32-T | 制造商:Energy Micro AS 功能描述:IC MCU 32BIT 32KB FLASH 48TQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。