參數(shù)資料
型號： ENC424J600T-I/PT
廠商： Microchip Technology
文件頁數(shù)： 83/168頁
文件大?。?/td> 0K
描述： IC ETHERNET CTRLR W/SPI 44-TQFP
視頻文件： Fast 100 Mbps Ethernet PICtail Plus Overview
標準包裝： 1,200
控制器類型： 以太網(wǎng)控制器（IEEE 802.3）
接口： SPI
電源電壓： 3 V ~ 3.6 V
電流 - 電源： 96mA
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 44-TQFP
供應(yīng)商設(shè)備封裝： 44-TQFP（10x10）
包裝： 帶卷 (TR)
配用： AC164132-ND - BOARD DAUGHTER PICTAIL ETHERNET
2007 Microchip Technology Inc.
DS21993C-page 19
PIC16CR7X
2.2.2.1
STATUS Register
The STATUS register contains the arithmetic status of
the ALU, the Reset status and the bank select bits for
data memory.
The STATUS register can be the destination for any
instruction, as with any other register. If the STATUS
register is the destination for an instruction that affects
the Z, DC or C bits, then the write to these three bits is
disabled. These bits are set or cleared according to the
device logic. Furthermore, the TO and PD bits are not
writable, therefore, the result of an instruction with the
STATUS register as destination may be different than
intended.
For example, CLRF STATUS will clear the upper three
bits and set the Z bit. This leaves the STATUS register
as ‘000u u1uu’ (where u = unchanged).
It is recommended, therefore, that only BCF, BSF,
SWAPF
and MOVWF instructions are used to alter the
STATUS register, because these instructions do not
affect the Z, C or DC bits from the STATUS register. For
other instructions not affecting any Status bits, see the
“Instruction Set Summary.”
Note 1: The C and DC bits operate as a borrow
and digit borrow bit, respectively, in sub-
traction. See the SUBLW and SUBWF
instructions for examples.
REGISTER 2-1:
STATUS: (ADDRESS 03h, 83h, 103h, 183h)
R/W-0
R-1
R/W-x
IRP
RP1
RP0
TO
PD
ZDC
C
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
IRP: Register Bank Select bit (used for indirect addressing)
1
= Bank 2, 3 (100h-1FFh)
0
= Bank 0, 1 (00h-FFh)
bit 6-5
RP1:RP0: Register Bank Select bits (used for direct addressing)
11
= Bank 3 (180h-1FFh)
10
= Bank 2 (100h-17Fh)
01
= Bank 1 (80h-FFh)
00
= Bank 0 (00h-7Fh)
Each bank is 128 bytes
bit 4
TO: Time-out bit
1
= After power-up, CLRWDT instruction or SLEEP instruction
0
= A WDT time-out occurred
bit 3
PD: Power-down bit
1
= After power-up or by the CLRWDT instruction
0
= By execution of the SLEEP instruction
bit 2
Z
: Zero bit
1
= The result of an arithmetic or logic operation is zero
0
= The result of an arithmetic or logic operation is not zero
bit 1
DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
1
= A carry-out from the 4th low order bit of the result occurred
0
= No carry-out from the 4th low order bit of the result
bit 0
C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)
1
= A carry-out from the Most Significant bit of the result occurred
0
= No carry-out from the Most Significant bit of the result occurred
Note:
For borrow, the polarity is reversed. A subtraction is executed by adding the two’s complement of the
second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit
of the source register.
相關(guān)PDF資料
PDF描述
PIC16LC505T-04I/SL IC MCU OTP 1KX12 14SOIC
PIC16C620A-04/SS IC MCU OTP 512X14 COMP 20SSOP
PIC16C620A-04I/SS IC MCU OTP 512X14 COMP 20SSOP
PIC12LCE519T-04/SM IC MCU OTP 1KX12 LV W/EE 8-SOIJ
MCP2510T-I/ST IC CAN CONTROLLER W/SPI 20-TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ENC431D05A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
ENC431D-05A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STD MOV
ENC431D07A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
ENC431D-07A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:STD MOV
ENC431D10A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*