- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19325 > EP2AGX65DF25C5N (Altera)IC ARRIA II GX FPGA 65K 572FBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | EP2AGX65DF25C5N |
| 廠商： | Altera |
| 文件頁(yè)數(shù)： | 50/90頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ARRIA II GX FPGA 65K 572FBGA |
| 產(chǎn)品培訓(xùn)模塊： | Arria II GX FPGA Three Reasons to Use FPGA's in Industrial Designs |
| 特色產(chǎn)品： | Arria? II GX FPGAs |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 系列： | Arria II GX |
| LAB/CLB數(shù)： | 2530 |
| 邏輯元件/單元數(shù)： | 60214 |
| RAM 位總計(jì)： | 5371904 |
| 輸入/輸出數(shù)： | 252 |
| 電源電壓： | 0.87 V ~ 0.93 V |
| 安裝類型： | 表面貼裝 |
| 工作溫度： | 0°C ~ 85°C |
| 封裝/外殼： | 572-FBGA |
| 供應(yīng)商設(shè)備封裝： | 572-FBGA |
| 其它名稱： | 544-2641 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)
1–46
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Table 1–41 lists the transceiver jitter specifications for all supported protocols for
Arria II GZ devices.
Sinusoidal jitter
tolerance at
3072 Mbps
Jitter frequency =
21.8 KHz
Pattern = CJPAT
> 8.5
UI
Jitter frequency =
1843.2 KHz to 20
MHz
Pattern = CJPAT
> 0.1
UI
Notes to Table 1–40:
(1) Dedicated refclk pins are used to drive the input reference clocks. The jitter numbers are valid for the stated conditions only.
(2) The jitter numbers for SONET/SDH are compliant to the GR-253-CORE Issue 3 Specification.
(3) The jitter numbers for XAUI are compliant to the IEEE802.3ae-2002 Specification.
(4) The jitter numbers for PCIe are compliant to the PCIe Base Specification 2.0.
(5) The jitter numbers for SRIO are compliant to the RapidIO Specification 1.3.
(6) The jitter numbers for GIGE are compliant to the IEEE802.3-2002 Specification.
(7) The jitter numbers for HiGig are compliant to the IEEE802.3ae-2002 Specification.
(8) The HD-SDI and 3G-SDI jitter numbers are compliant to the SMPTE292M and SMPTE424M Specifications.
(9) Arria II PCIe receivers are compliant to this specification provided the VTX_CM-DC-ACTIVEIDLE-DELTA of the upstream transmitter is less than 50 mV.
(10) The jitter numbers for Serial Advanced Technology Attachment (SATA) are compliant to the Serial ATA Revision 3.0 Specification.
(11) The jitter numbers for Common Public Radio Interface (CPRI) are compliant to the CPRI Specification V3.0.
(12) The jitter numbers for Open Base Station Architecture Initiative (OBSAI) are compliant to the OBSAI RP3 Specification V4.1.
Table 1–40. Transceiver Block Jitter Specifications for Arria II GX Devices (Note 1) (Part 10 of 10)
Symbol/
Description
Conditions
I3
C4
C5, I5
C6
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 1 of 7)
Symbol/
Description
Conditions
–C3 and –I3
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
SONET/SDH Transmit Jitter Generation (3)
Peak-to-peak jitter at
622.08 Mbps
Pattern = PRBS15
—
0.1
—
0.1
UI
RMS jitter at 622.08 Mbps
Pattern = PRBS15
—
0.01
—
0.01
UI
Peak-to-peak jitter at 2488.32
Mbps
Pattern = PRBS15
—
0.1
—
0.1
UI
RMS jitter at 2488.32 Mbps
Pattern = PRBS15
—
0.01
—
0.01
UI
SONET/SDH Receiver Jitter Tolerance (3)
Jitter tolerance at 622.08 Mbps
Jitter frequency = 0.03 KHz
Pattern = PRBS15
> 15
UI
Jitter frequency =
25 KHZ
Pattern = PRBS15
> 1.5
UI
Jitter frequency = 250 KHz
Pattern = PRBS15
> 0.15
UI
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-24W-CY-S | CONVERTER MOD DC/DC 5.5V 50W |
| TAJC685K035H | CAP TANT 6.8UF 35V 10% 2312 |
| EP1AGX50DF780C6N | IC ARRIA GX FPGA 50K 780FBGA |
| TACL105K010R | CAP TANT 1UF 10V 10% 0603 |
| EP1AGX50DF1152C6N | IC ARRIA GX FPGA 50K 1152FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EP2AGX65DF25C6 | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 2530 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX65DF25C6ES | 制造商:Altera Corporation 功能描述:FPGA Arria |
| EP2AGX65DF25C6N | 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 2530 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| EP2AGX65DF25C6NES | 制造商:Altera Corporation 功能描述:FPGA Arria 制造商:Altera Corporation 功能描述:FPGA Arria? II GX Family 60214 Cells 400MHz 40nm Technology 0.9V 572-Pin FC-FBGA 制造商:Altera Corporation 功能描述:IC ARRIA II GX FPGA 572FBGA |
| EP2AGX65DF25I3 | 功能描述:IC ARRIA II GX FPGA 65K 572FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:Arria II GX 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。