Notes: (1) When the IEEE Std. 1149.1 (JTAG) interface is used for in-system" />
參數資料
型號: EPM7128BTC100-4N
廠商: Altera
文件頁數: 34/66頁
文件大小: 0K
描述: IC MAX 7000 CPLD 128 100-TQFP
標準包裝: 270
系列: MAX® 7000B
可編程類型: 系統(tǒng)內可編程
最大延遲時間 tpd(1): 4.0ns
電壓電源 - 內部: 2.375 V ~ 2.625 V
邏輯元件/邏輯塊數目: 8
宏單元數: 128
門數: 2500
輸入/輸出數: 84
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP
供應商設備封裝: 100-TQFP(14x14)
包裝: 托盤
4
Altera Corporation
MAX 7000B Programmable Logic Device Data Sheet
Notes:
(1)
When the IEEE Std. 1149.1 (JTAG) interface is used for in-system programming or boundary-scan testing, four I/O
pins become JTAG pins.
(2)
Contact Altera for up-to-date information on available device package options.
(3)
All 0.8-mm Ultra FineLine BGA packages are footprint-compatible via the SameFrameTM pin-out feature. Therefore,
designers can design a board to support a variety of devices, providing a flexible migration path across densities
and pin counts. Device migration is fully supported by Altera development tools. See “SameFrame Pin-Outs” on
page 14 for more details.
(4)
All FineLine BGA packages are footprint-compatible via the SameFrame pin-out feature. Therefore, designers can
design a board to support a variety of devices, providing a flexible migration path across densities and pin counts.
Device migration is fully supported by Altera development tools. See “SameFrame Pin-Outs” on page 14 for more
details.
MAX 7000B devices use CMOS EEPROM cells to implement logic
functions. The user-configurable MAX 7000B architecture accommodates
a variety of independent combinatorial and sequential logic functions.
The devices can be reprogrammed for quick and efficient iterations
during design development and debug cycles, and can be programmed
and erased up to 100 times.
MAX 7000B devices contain 32 to 512 macrocells that are combined into
groups of 16 macrocells, called logic array blocks (LABs). Each macrocell
has a programmable-AND/fixed-OR array and a configurable register with
independently programmable clock, clock enable, clear, and preset
functions. To build complex logic functions, each macrocell can be
supplemented with both shareable expander product terms and high-
speed parallel expander product terms to provide up to 32 product terms
per macrocell.
Table 3. MAX 7000B Maximum User I/O Pins
Device
44-Pin
PLCC
44-Pin
TQFP
48-Pin
TQFP
49-Pin
0.8-mm
Ultra
FineLine
BGA (3)
100-
Pin
TQFP
100-Pin
FineLine
BGA (4)
144-
Pin
TQFP
169-Pin
0.8-mm
Ultra
FineLine
BGA (3)
208-
Pin
PQFP
256-
Pin
BGA
256-Pin
FineLine
BGA (4)
EPM7032B
36
EPM7064B
36
40
41
68
EPM7128B
41
84
100
EPM7256B
84
120
141
164
EPM7512B
120
141
176
212
相關PDF資料
PDF描述
EBC05DREH-S734 CONN EDGECARD 10POS .100 EYELET
VI-2W0-CY-F4 CONVERTER MOD DC/DC 5V 50W
R2S12-0509/P CONV DC/DC 2W 5VIN 9VOUT SMD
LMK105SD392KV-F CAP CER 3900PF 10V 10% 0402
EPM7128BTC100-4 IC MAX 7000 CPLD 128 100-TQFP
相關代理商/技術參數
參數描述
EPM7128BTC100-7 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC100-7N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-10 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-10N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-4 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100