- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19843 > EPM7128BTC100-4N (Altera)IC MAX 7000 CPLD 128 100-TQFP PDF資料下載
參數(shù)資料
| 型號： | EPM7128BTC100-4N |
| 廠商： | Altera |
| 文件頁數(shù)： | 7/66頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MAX 7000 CPLD 128 100-TQFP |
| 標準包裝： | 270 |
| 系列： | MAX® 7000B |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 最大延遲時間 tpd(1)： | 4.0ns |
| 電壓電源 - 內(nèi)部： | 2.375 V ~ 2.625 V |
| 邏輯元件/邏輯塊數(shù)目： | 8 |
| 宏單元數(shù)： | 128 |
| 門數(shù)： | 2500 |
| 輸入/輸出數(shù)： | 84 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-TQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
Altera Corporation
15
MAX 7000B Programmable Logic Device Data Sheet
In-System
Programma-
bility (ISP)
MAX 7000B devices can be programmed in-system via an industry-
standard 4-pin IEEE Std. 1149.1 (JTAG) interface. ISP offers quick, efficient
iterations during design development and debugging cycles. The
MAX 7000B architecture internally generates the high programming
voltages required to program EEPROM cells, allowing in-system
programming with only a single 2.5-V power supply. During in-system
programming, the I/O pins are tri-stated and weakly pulled-up to
eliminate board conflicts. The pull-up value is nominally 50 k.
MAX 7000B devices have an enhanced ISP algorithm for faster
programming. These devices also offer an ISP_Done bit that provides safe
operation when in-system programming is interrupted. This ISP_Done
bit, which is the last bit programmed, prevents all I/O pins from driving
until the bit is programmed.
ISP simplifies the manufacturing flow by allowing devices to be mounted
on a PCB with standard pick-and-place equipment before they are
programmed. MAX 7000B devices can be programmed by downloading
the information via in-circuit testers, embedded processors, the Altera
MasterBlaster communications cable, and the ByteBlasterMV parallel port
download cable. Programming the devices after they are placed on the
board eliminates lead damage on high-pin-count packages (e.g., QFP
packages) due to device handling. MAX 7000B devices can be
reprogrammed after a system has already shipped to the field. For
example, product upgrades can be performed in the field via software or
modem.
In-system programming can be accomplished with either an adaptive or
constant algorithm. An adaptive algorithm reads information from the
unit and adapts subsequent programming steps to achieve the fastest
possible programming time for that unit. A constant algorithm uses a
pre-defined (non-adaptive) programming sequence that does not take
advantage of adaptive algorithm programming time improvements.
Some in-circuit testers cannot program using an adaptive algorithm.
Therefore, a constant algorithm must be used. MAX 7000B devices can be
programmed with either an adaptive or constant (non-adaptive)
algorithm.
The Jam Standard Test and Programming Language (STAPL), JEDEC
standard JESD-71, can be used to program MAX 7000B devices with
in-circuit testers, PCs, or embedded processors.
f For more information on using the Jam language, see Application Note 88
(Using the Jam Language for ISP & ICR via an Embedded Processor) and
Application Note 122 (Using STAPL for ISP & ICR via an Embedded Processor).
The ISP circuitry in MAX 7000B devices is compliant with the IEEE
Std. 1532 specification. The IEEE Std. 1532 is a standard developed to
allow concurrent ISP between multiple PLD vendors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EBC05DREH-S734 | CONN EDGECARD 10POS .100 EYELET |
| VI-2W0-CY-F4 | CONVERTER MOD DC/DC 5V 50W |
| R2S12-0509/P | CONV DC/DC 2W 5VIN 9VOUT SMD |
| LMK105SD392KV-F | CAP CER 3900PF 10V 10% 0402 |
| EPM7128BTC100-4 | IC MAX 7000 CPLD 128 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EPM7128BTC100-7 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128BTC100-7N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128BTC144-10 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128BTC144-10N | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| EPM7128BTC144-4 | 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復。