參數(shù)資料
型號: EPM7128BTC100-4N
廠商: Altera
文件頁數(shù): 65/66頁
文件大小: 0K
描述: IC MAX 7000 CPLD 128 100-TQFP
標準包裝: 270
系列: MAX® 7000B
可編程類型: 系統(tǒng)內(nèi)可編程
最大延遲時間 tpd(1): 4.0ns
電壓電源 - 內(nèi)部: 2.375 V ~ 2.625 V
邏輯元件/邏輯塊數(shù)目: 8
宏單元數(shù): 128
門數(shù): 2500
輸入/輸出數(shù): 84
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 100-TQFP
供應商設(shè)備封裝: 100-TQFP(14x14)
包裝: 托盤
8
Altera Corporation
MAX 7000B Programmable Logic Device Data Sheet
The Altera development system automatically optimizes product-term
allocation according to the logic requirements of the design.
For registered functions, each macrocell flipflop can be individually
programmed to implement D, T, JK, or SR operation with programmable
clock control. The flipflop can be bypassed for combinatorial operation.
During design entry, the designer specifies the desired flipflop type; the
MAX+PLUS II software then selects the most efficient flipflop operation
for each registered function to optimize resource utilization.
Each programmable register can be clocked in three different modes:
Global clock signal. This mode achieves the fastest clock-to-output
performance.
Global clock signal enabled by an active-high clock enable. A clock
enable is generated by a product term. This mode provides an enable
on each flipflop while still achieving the fast clock-to-output
performance of the global clock.
Array clock implemented with a product term. In this mode, the
flipflop can be clocked by signals from buried macrocells or I/O pins.
Two global clock signals are available in MAX 7000B devices. As shown
in Figure 1, these global clock signals can be the true or the complement of
either of the global clock pins, GCLK1 or GCLK2.
Each register also supports asynchronous preset and clear functions. As
shown in Figure 2, the product-term select matrix allocates product terms
to control these operations. Although the product-term-driven preset and
clear from the register are active high, active-low control can be obtained
by inverting the signal within the logic array. In addition, each register
clear function can be individually driven by the active-low dedicated
global clear pin (GCLRn). Upon power-up, each register in a MAX 7000B
device may be set to either a high or low state. This power-up state is
specified at design entry.
All MAX 7000B I/O pins have a fast input path to a macrocell register.
This dedicated path allows a signal to bypass the PIA and combinatorial
logic and be clocked to an input D flipflop with an extremely fast input
setup time. The input path from the I/O pin to the register has a
programmable delay element that can be selected to either guarantee zero
hold time or to get the fastest possible set-up time (as fast as 1.0 ns).
相關(guān)PDF資料
PDF描述
EBC05DREH-S734 CONN EDGECARD 10POS .100 EYELET
VI-2W0-CY-F4 CONVERTER MOD DC/DC 5V 50W
R2S12-0509/P CONV DC/DC 2W 5VIN 9VOUT SMD
LMK105SD392KV-F CAP CER 3900PF 10V 10% 0402
EPM7128BTC100-4 IC MAX 7000 CPLD 128 100-TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7128BTC100-7 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC100-7N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 84 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-10 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-10N 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7128BTC144-4 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 7000 128 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100