參數(shù)資料
型號: EPM9560RC240-15
廠商: Altera
文件頁數(shù): 19/46頁
文件大?。?/td> 0K
描述: IC MAX 9000 CPLD 560 240-RQFP
產(chǎn)品變化通告: Package Change 30/Jun/2010
標準包裝: 24
系列: Max® 9000
可編程類型: 系統(tǒng)內可編程
最大延遲時間 tpd(1): 15.0ns
電壓電源 - 內部: 4.75 V ~ 5.25 V
邏輯元件/邏輯塊數(shù)目: 35
宏單元數(shù): 560
門數(shù): 12000
輸入/輸出數(shù): 191
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 240-BFQFP 裸露焊盤
供應商設備封裝: 240-RQFP(32x32)
包裝: 托盤
其它名稱: 544-2366
26
Altera Corporation
MAX 9000 Programmable Logic Device Family Data Sheet
Programmable
Speed/Power
Control
MAX 9000 devices offer a power-saving mode that supports low-power
operation across user-defined signal paths or the entire device. Because
most logic applications require only a small fraction of all gates to operate
at maximum frequency, this feature allows total power dissipation to be
reduced by 50% or more.
The designer can program each individual macrocell in a MAX 9000
device for either high-speed (i.e., with the Turbo Bit option turned on) or
low-power (i.e., with the Turbo Bit option turned off) operation. As a
result, speed-critical paths in the design can run at high speed, while
remaining paths operate at reduced power. Macrocells that run at low
power incur a nominal timing delay adder (tLPA) for the LAB local array
delay (tLOCAL).
Design Security
All MAX 9000 EPLDs contain a programmable security bit that controls
access to the data programmed into the device. When this bit is
programmed, a proprietary design implemented in the device cannot be
copied or retrieved. This feature provides a high level of design security,
because programmed data within EEPROM cells is invisible. The security
bit that controls this function, as well as all other programmed data, is
reset only when the device is erased.
Generic Testing
MAX 9000 EPLDs are fully functionally tested. Complete testing of each
programmable EEPROM bit and all logic functionality ensures 100%
programming yield. AC test measurements are taken under conditions
equivalent to those shown in Figure 12. Test patterns can be used and then
erased during the early stages of the production flow.
Figure 12. MAX 9000 AC Test Conditions
VCC
To Test
System
C1 (includes
JIG capacitance)
Device input
rise and fall
times < 3 ns
Device
Output
464
(703
)
250
(8.06 K
)
Power supply transients can affect AC
measurements. Simultaneous transitions of
multiple outputs should be avoided for
accurate measurement. Threshold tests
must not be performed under AC
conditions. Large-amplitude, fast ground-
current transients normally occur as the
device outputs discharge the load
capacitances. When these transients flow
through the parasitic inductance between
the device ground pin and the test system
ground, significant reductions in
observable noise immunity can result.
Numbers in parentheses are for 3.3-V
outputs. Numbers without parentheses are
for 5.0-V devices or outputs.
相關PDF資料
PDF描述
LCMXO640E-4B256C IC PLD 640LUTS 159I/O 256-BGA
VI-2WY-CW-F1 CONVERTER MOD DC/DC 3.3V 66W
TAP155M016HSB CAP TANT 1.5UF 16V 20% RADIAL
EPM9560ARI240-10 IC MAX 9000 CPLD 560 240-RQFP
LTC4253IGN#PBF IC HOT SWAP CONTRLR -48V 16-SSOP
相關代理商/技術參數(shù)
參數(shù)描述
EPM9560RC240-15YY 制造商:Altera Corporation 功能描述:CPLD MAX 9000 Family 12K Gates 560 Macro Cells 117.6MHz CMOS Technology 5V 240-Pin RQFP 制造商:Altera Corporation 功能描述:CPLD MAX 9000 Family 12K Gates 560 Macro Cells 117.6MHz 5V 240-Pin RQFP
EPM9560RC240-20 功能描述:CPLD - 復雜可編程邏輯器件 CPLD - MAX 9000 560 Macro 191 IOs RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM9560RC304-15 制造商:Altera Corporation 功能描述:IC MAX
EPM9560RI208-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
EPM9560RI208-20 制造商:Altera Corporation 功能描述:IC MAX