DVCC, Limit at TMIN, T
參數(shù)資料
型號： EVAL-AD5522EBUZ
廠商： Analog Devices Inc
文件頁數(shù)： 4/64頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR 12X12MM AD5522
標(biāo)準(zhǔn)包裝： 1
主要目的： 測試與測量，參數(shù)測量單元（PMU）
已用 IC / 零件： AD5522
已供物品： 板
AD5522
Data Sheet
Rev. E | Page 12 of 64
Parameter 1, 2, 3
DVCC, Limit at TMIN, TMAX
Unit
Description
2.3V to 2.7V
2.7V to 3.6V
4.5V to 5.25V
t16
1.8
1.2
0.9
s min
RESET pulse width low
t17
670
700
750
s max
RESET time indicated by BUSY low
t18
400
ns min
Minimum SYNC high time in readback mode
60
45
25
ns max
SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
4
Writes to more than one X1 register engages the calibration engine for longer times, shown by the BUSY low time, t10. Subsequent writes to one or more X1 registers
should either be timed or should wait until BUSY returns high (see Figure 56). This is required to ensure that data is not lost or overwritten.
5
t19 is measured with the load circuit shown in Figure 4.
6
SDO output slows with lower DVCC supply and may require use of a slower SCLK.
Table 3. LVDS Interface
DVCC, Limit at TMIN, TMAX
Parameter1, 2, 3
2.7 V to 3.6 V
4.5 V to 5.25 V
Unit
Description
t1
20
12
ns min
SCLK cycle time
t2
8
5
ns min
SCLK pulse width high and low time
t3
3
ns min
SYNC to SCLK setup time
t4
3
ns min
Data setup time
t5
5
3
ns min
Data hold time
t6
3
ns min
SCLK to SYNC hold time
45
25
ns min
SCLK rising edge to SDO valid
t8
150
ns min
Minimum SYNC high time in write mode after
X1 register write
70
ns min
Minimum SYNC high time in write mode after
any other register write
400
ns min
Minimum SYNC high time in readback mode
1
Guaranteed by design and characterization; not production tested.
2
All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.
3
4
SDO output slows with lower DVCC supply and may require use of slower SCLK.
相關(guān)PDF資料
PDF描述
MAX8664BEEP+T IC CNTRLR DUAL OUT 20-QSOP
SCRH8D28-100 INDUCTOR SMD 10UH 2.30A 100KHZ
MAX16948AGTE/V+T IC LDO/SWITCH ADJ DUAL 16TQFN
VI-JW2-EZ-S CONVERTER MOD DC/DC 15V 25W
VI-JW1-EZ-S CONVERTER MOD DC/DC 12V 25W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EVAL-AD5532EB 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Infinite Sample-and-Hold
EVAL-AD5532EBZ 功能描述:BOARD EVAL FOR AD5532 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5532HSEBZ 功能描述:BOARD EVAL FOR AD5532HS RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
EVAL-AD5533EB 制造商:AD 制造商全稱:Analog Devices 功能描述:32-Channel Precision Infinite Sample-and-Hold
EVAL-AD5535BEBZ 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*