- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17103 > EVAL-AD5755-1SDZ (Analog Devices Inc)BOARD EVAL FOR AD5755-1 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD5755-1SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 37/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD5755-1 |
| 視頻文件： | AD5755: 16-Bit Multi-Channel, Voltage and Current Output DAC |
| 標(biāo)準(zhǔn)包裝： | 1 |
| DAC 的數(shù)量： | 4 |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 串行 |
| 設(shè)置時(shí)間： | 11µs |
| DAC 型： | 電流/電壓 |
| 工作溫度： | -40°C ~ 105°C |
| 已供物品： | 板 |
| 已用 IC / 零件： | * |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
AD5755-1
Data Sheet
Rev. E | Page 42 of 52
directly to the gain/TUE error of the AD5755-1 with the exter-
HART
The AD5755-1 has four CHART pins, one corresponding to
each output channels. A HART signal can be coupled into these
pins. The HART signal appears on the corresponding current
output, if the output is enabled. Table 31 shows the recommended
input voltages for the HART signal at the CHART pin. If these
voltages are used, the current output should meet the HART
amplitude specifications. Figure 79 shows the recommended
circuit for attenuating and coupling in the HART signal.
Table 31. CHART Input Voltage to HART Output Current
R
SET
CHART Input
Voltage
Current Output
(HART)
Internal R
SET
150 mV p-p
1 mA p-p
External R
SET
170 mV p-p
1 mA p-p
09226-
076
HART MODEM
OUTPUT
C1
C2
CHARTx
Figure 79. Coupling HART Signal
A minimum capacitance of C1 + C2 is required to ensure that
the 1.2 kHz and 2.2 kHz HART frequencies are not significantly
attenuated at the output. The recommended values are C1 =
22 nF, C2 = 47 nF.
Digitally controlling the slew rate of the output is necessary to
meet the analog rate of change requirements for HART.
DIGITAL SLEW RATE CONTROL
The slew rate control feature of the AD5755-1 allows the user to
control the rate at which the output value changes. This feature
is available on both the current and voltage outputs. With the
slew rate control feature disabled, the output value changes at a
rate limited by the output drive circuitry and the attached load.
To reduce the slew rate, this can be achieved by enabling the
slew rate control feature. With the feature enabled via the SREN
bit of the slew rate control register (see Table 26), the output,
instead of slewing directly between two values, steps digitally at
a rate defined by two parameters accessible via the slew rate
control register, as shown in Table 26.
The parameters are SR_CLOCK and SR_STEP. SR_CLOCK
defines the rate at which the digital slew is updated, for
example, if the selected update rate is 8 kHz, the output updates
every 125 s. In conjunction with this, SR_STEP defines by how
much the output value changes at each update. Together, both
parameters define the rate of change of the output value. Table 32
and Table 33 outline the range of values for both the
SR_CLOCK and SR_STEP parameters.
Table 32. Slew Rate Update Clock Options
SR_CLOCK
Update Clock Frequency (Hz)1
0000
64 k
0001
32 k
0010
16 k
0011
8 k
0100
4 k
0101
2 k
0110
1 k
0111
500
1000
250
1001
125
1010
64
1011
32
1100
16
1101
8
1110
4
1111
0.5
1 These clock frequencies are divided down from the 13 MHz internal
Table 33. Slew Rate Step Size Options
SR_STEP
Step Size (LSBs)
000
1
001
2
010
4
011
16
100
32
101
64
110
128
111
256
The following equation describes the slew rate as a function of
the step size, the update clock frequency, and the LSB size:
Size
LSB
Frequency
Clock
Update
Size
Step
Change
Output
Time
Slew
×
=
where:
Slew Time is expressed in seconds.
Output Change is expressed in amps for IOUT_x or volts for VOUT_x.
When the slew rate control feature is enabled, all output changes
occur at the programmed slew rate (see the DC-to-DC Converter
Settling Time section for additional information). For example,
if the CLEAR pin is asserted, the output slews to the clear value
at the programmed slew rate (assuming that the clear channel is
enabled to be cleared). If a number of channels are enabled for
slew, care must be taken when asserting the CLEAR pin. If one
of the channels is slewing when CLEAR is asserted, other chan-
nels may change directly to their clear values not under slew
rate control. The update clock frequency for any given value is
the same for all output ranges. The step size, however, varies
across output ranges for a given value of step size because the
LSB size is different for each output range.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| R-7215D | CONV DC/DC 2A 19-28VIN 15V |
| VE-J14-EZ | CONVERTER MOD DC/DC 48V 25W |
| R-7212P | CONV DC/DC 2A 15-28VIN 12V |
| R-7212D | CONV DC/DC 2A 15-28VIN 12V |
| VI-JVX-EZ | CONVERTER MOD DC/DC 5.2V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD5755SDZ | 功能描述:BOARD EVAL FOR AD5755 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5757SDZ | 功能描述:BOARD EVAL FOR AD5757 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5760SDZ | 功能描述:BOARD EVAL FOR AD5760SDZ RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| EVAL-AD5764EB | 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR QUAD, 16-BIT, HIGH ACCURACY, SERIAL INPUT, BIPOLAR VOLTAGE OUTPUT DAC 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD I.C. - Bulk |
| EVAL-AD5764EBZ | 功能描述:BOARD EVAL FOR AD5764 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。