- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17049 > EVAL-AD7266EDZ (Analog Devices Inc)BOARD EVAL FOR AD7266 A/D CONV PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD7266EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/29頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR AD7266 A/D CONV |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 2 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 2M |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 輸入范圍： | 0 ~ 5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 9mW @ 3V，27mW @ 5V |
| 工作溫度： | -40°C ~ 125°C |
| 已用 IC / 零件： | AD7266 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7266
Rev. B | Page 17 of 28
The channels used for simultaneous conversions are selected via
the multiplexer address input pins, A0 to A2. The logic states of
these pins also need to be established prior to the acquisition
time; however, they may change during the conversion time
provided the mode is not changed. If the mode is changed from
fully differential to pseudo differential, for example, then the
acquisition time would start again from this point. The selected
input channels are decoded as shown in Table 6.
ANALOG INPUT SELECTION
The analog inputs of the AD7266 can be configured as single-
ended or true differential via the SGL/DIFF logic pin, as shown
in
. If this pin is tied to a logic low, the analog input
channels to each on-chip ADC are set up as three true
differential pairs. If this pin is at logic high, the analog input
channels to each on-chip ADC are set up as six single-ended
analog inputs. The required logic level on this pin needs to be
established prior to the acquisition time and remain unchanged
during the conversion time until the track-and-hold has returned
to track. The track-and-hold returns to track on the 13th rising
edge of SCLK after the
CS falling edge (see
). If the
level on this pin is changed, it will be recognized by the
AD7266; therefore, it is necessary to keep the same logic level
during acquisition and conversion to avoid corrupting the
conversion in progress.
The analog input range of the AD7266 can be selected as 0 V to
VREF or 0 V to 2 × VREF via the RANGE pin. This selection is
made in a similar fashion to that of the SGL/DIFF pin by setting
the logic state of the RANGE pin a time tacq prior to the falling
edge of CS. Subsequent to this, the logic level on this pin can be
altered after the third falling edge of SCLK. If this pin is tied to a
logic low, the analog input range selected is 0 V to VREF. If this
pin is tied to a logic high, the analog input range selected is 0 V
to 2 × VREF.
For example, in Figure 31 the SGL/DIFF pin is set at logic high
for the duration of both the acquisition and conversion times so
the analog inputs are configured as single ended for that
conversion (Sampling Point A). The logic level of the SGL/DIFF
changed to low after the track-and-hold returned to track and
prior to the required acquisition time for the next sampling
instant at Point B; therefore, the analog inputs are configured as
differential for that conversion.
OUTPUT CODING
The AD7266 output coding is set to either twos complement or
straight binary, depending on which analog input configuration
is selected for a conversion. Table 5 shows which output coding
scheme is used for each possible analog input configuration.
Table 5. AD7266 Output Coding
SGL/DIFF
Range
Output Coding
DIFF
SCLK
CS
114
14
1
A
SGL/DIFF
B
tACQ
04603-026
0 V to VREF
Twos complement
DIFF
0 V to 2 × VREF
Twos complement
SGL
0 V to VREF
Straight binary
SGL
0 V to 2 × VREF
Twos complement
PSEUDO DIFF
0 V to VREF
Straight binary
PSEUDO DIFF
Figure 31. Selecting Differential or Single-Ended Configuration
0 V to 2 × VREF
Twos complement
Table 6. Analog Input Type and Channel Selection
ADC A
ADC B
SGL/DIFF
A2
A1
A0
VIN+
VIN
VIN+
VIN
Comment
1
0
VA1
AGND
VB1
AGND
Single ended
1
0
1
VA2
AGND
VB2
AGND
Single ended
1
0
1
0
VA3
AGND
VB3
AGND
Single ended
1
0
1
VA4
AGND
VB4
AGND
Single ended
1
0
VA5
AGND
VB5
AGND
Single ended
1
0
1
VA6
AGND
VB6
AGND
Single ended
0
VA1
VA2
VB1
VB2
Fully differential
0
1
VA1
VA2
VB1
VB2
Pseudo differential
0
1
0
VA3
VA4
VB3
VB4
Fully differential
0
1
VA3
VA4
VB3
VB4
Pseudo differential
0
1
0
VA5
VA6
VB5
VB6
Fully differential
0
1
0
1
VA5
VA6
VB5
VB6
Pseudo differential
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GCM22DCSH | CONN EDGECARD 44POS DIP .156 SLD |
| 0982660859 | CBL 17POS 0.5MM JMPR TYPE A 3" |
| 0210490326 | CABLE JUMPER 1.25MM .076M 26POS |
| MAX5138EVKIT+ | EVALUATION KIT FOR MAX5138 |
| MAX5216EVKIT+ | KIT EVAL FOR MAX5214/MAX5216 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7273CB | 制造商:Analog Devices 功能描述:Evaluation Board 3 MSPS,10-/12-Bit ADCs In 8-Lead TSOT 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS,10-/12-BIT ADCS IN 8-LEAD TSOT - Bulk |
| EVAL-AD7273CB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| EVAL-AD7274CB | 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS,10-/12-BIT ADCS IN 8-LEAD TSOT - Bulk |
| EVAL-AD7274CB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| EVAL-AD7274CBZ | 功能描述:BOARD EVALUATION FOR AD7274 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。