- 您現在的位置：買賣IC網 > PDF目錄17049 > EVAL-AD7266EDZ (Analog Devices Inc)BOARD EVAL FOR AD7266 A/D CONV PDF資料下載
參數資料
| 型號： | EVAL-AD7266EDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 17/29頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD7266 A/D CONV |
| 標準包裝： | 1 |
| ADC 的數量： | 2 |
| 位數： | 12 |
| 采樣率（每秒）： | 2M |
| 數據接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 輸入范圍： | 0 ~ 5 V |
| 在以下條件下的電源（標準）： | 9mW @ 3V，27mW @ 5V |
| 工作溫度： | -40°C ~ 125°C |
| 已用 IC / 零件： | AD7266 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
AD7266
Rev. B | Page 23 of 28
MICROPROCESSOR INTERFACING
The serial interface on the AD7266 allows the part to be directly
connected to a range of many different microprocessors. This
section explains how to interface the AD7266 with some of the
more common microcontroller and DSP serial interface
protocols.
AD7266 TO ADSP-218x
The ADSP-218x family of DSPs interface directly to the
AD7266 without any glue logic required. The VDRIVE pin of the
AD7266 takes the same supply voltage as that of the ADSP-218x.
This allows the ADC to operate at a higher supply voltage than
its serial interface and therefore, the ADSP-218x, if necessary.
This example shows both DOUTA and DOUTB of the AD7266
connected to both serial ports of the ADSP-218x. The SPORT0
and SPORT1 control registers should be set up as shown in
Table 7. SPORT0 Control Register Setup
Setting
Description
TFSW = RFSW = 1
Alternate framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right justify data
SLEN = 1111
16-bit data-word (or may be set to
1101 for 14-bit data-word)
ISCLK = 1
Internal serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
ITFS = 1
Table 8. SPORT1 Control Register Setup
Setting
Description
TFSW = RFSW = 1
Alternate framing
INVRFS = INVTFS = 1
Active low frame signal
DTYPE = 00
Right justify data
SLEN = 1111
16-bit data-word (or may be set to
1101 for 14-bit data-word)
ISCLK = 0
External serial clock
TFSR = RFSR = 1
Frame every word
IRFS = 0
ITFS = 1
To implement the power-down modes, SLEN should be set to
1001 to issue an 8-bit SCLK burst.
The connection diagram is shown in Figure 43. The ADSP-218x
has the TFS0 and RFS0 of the SPORT0 and the RFS1 of SPORT1
tied together. TFS0 is set as an output, and both RFS0 and RFS1
are set as inputs. The DSP operates in alternate framing mode,
and the SPORT control register is set up as described. The
frame synchronization signal generated on the TFS is tied to
CS, and as with all signal processing applications, equidistant
sampling is necessary. However, in this example, the timer
interrupt is used to control the sampling rate of the ADC and,
under certain conditions, equidistant sampling may not be
achieved.
AD72661
SCLK
CS
ADSP-218x1
1ADDITIONAL PINS OMITTED FOR CLARITY.
SCLK0
DR0
RFS0
TFS0
DOUTA
VDRIVE
VDD
DOUTB
DR1
RFS1
SCLK1
04
60
3-
0
36
Figure 43. Interfacing the AD7266 to the ADSP-218x
The timer registers are loaded with a value that provides an
interrupt at the required sample interval. When an interrupt is
received, a value is transmitted with TFS/DT (ADC control
word). The TFS is used to control the RFS, and hence, the
reading of data. The frequency of the serial clock is set in the
SCLKDIV register. When the instruction to transmit with TFS
is given (AX0 = TX0), the state of the SCLK is checked. The
DSP waits until the SCLK has gone high, low, and high again
before transmission starts. If the timer and SCLK values are
chosen such that the instruction to transmit occurs on or near
the rising edge of SCLK, then the data may be transmitted or it
may wait until the next clock edge.
For example, the ADSP-2111 has a master clock frequency of
16 MHz. If the SCLKDIV register is loaded with the value 3,
then an SCLK of 2 MHz is obtained, and eight master clock
periods will elapse for every one SCLK period. If the timer
registers are loaded with the value 803, then 100.5 SCLKs will
occur between interrupts and, subsequently, between transmit
instructions. This situation yields sampling that is not equidistant
as the transmit instruction is occurring on an SCLK edge. If the
number of SCLKs between interrupts is a whole integer figure
of N, then equidistant sampling will be implemented by the DSP.
相關PDF資料 |
PDF描述 |
|---|---|
| GCM22DCSH | CONN EDGECARD 44POS DIP .156 SLD |
| 0982660859 | CBL 17POS 0.5MM JMPR TYPE A 3" |
| 0210490326 | CABLE JUMPER 1.25MM .076M 26POS |
| MAX5138EVKIT+ | EVALUATION KIT FOR MAX5138 |
| MAX5216EVKIT+ | KIT EVAL FOR MAX5214/MAX5216 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| EVAL-AD7273CB | 制造商:Analog Devices 功能描述:Evaluation Board 3 MSPS,10-/12-Bit ADCs In 8-Lead TSOT 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS,10-/12-BIT ADCS IN 8-LEAD TSOT - Bulk |
| EVAL-AD7273CB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| EVAL-AD7274CB | 制造商:Analog Devices 功能描述:EVAL BD 3 MSPS,10-/12-BIT ADCS IN 8-LEAD TSOT - Bulk |
| EVAL-AD7274CB3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 MSPS,10-/12-Bit ADCs in 8-Lead TSOT |
| EVAL-AD7274CBZ | 功能描述:BOARD EVALUATION FOR AD7274 RoHS:是 類別:編程器，開發(fā)系統 >> 評估板 - 模數轉換器 (ADC) 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- ADC 的數量:1 位數:12 采樣率（每秒）:94.4k 數據接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標準）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
發(fā)布緊急采購，3分鐘左右您將得到回復。