- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17060 > EVAL-AD7785EBZ (Analog Devices Inc)BOARD EVALUATION FOR AD7785 PDF資料下載
參數(shù)資料
| 型號(hào)： | EVAL-AD7785EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 29/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION FOR AD7785 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 470 |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | ±VREF |
| 工作溫度： | -40°C ~ 105°C |
| 已用 IC / 零件： | AD7785 |
| 已供物品： | 板，纜線，CD |
| 相關(guān)產(chǎn)品： | AD7785BRUZ-REEL-ND - IC ADC 20BIT 3CH LN LP 16-TSSOP AD7785BRUZ-ND - IC ADC 20BIT SIGMA-DELTA 16TSSOP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁第32頁
AD7785
Rev. 0 | Page 6 of 32
TIMING CHARACTERISTICS
AVDD = 2.7 V to 5.25 V, DVDD = 2.7 V to 5.25 V, GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted.
Table 2.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Conditions/Comments
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
DVDD = 4.75 V to 5.25 V
80
ns max
DVDD = 2.7 V to 3.6 V
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is the falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number
is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the
true bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.
0
67
21
-0
02
ISINK (1.6mA WITH DVDD = 5V,
100A WITH DVDD = 3V)
ISOURCE (200A WITH DVDD = 5V,
100A WITH DVDD = 3V)
1.6V
TO
OUTPUT
PIN
50pF
Figure 2. Load Circuit for Timing Characterization
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UVZ1J332MRD | CAP ALUM 3300UF 63V 20% RADIAL |
| EVAL-AD7732EBZ | BOARD EVAL FOR AD7732 |
| VE-B2M-EY | CONVERTER MOD DC/DC 10V 50W |
| EVAL-AD7793EBZ | BOARD EVALUATION FOR AD7793 |
| RCM15DCBD-S189 | CONN EDGECARD 30POS R/A .156 SLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD7787CB | 制造商:Analog Devices 功能描述:DEVELOPMENT BOARD ((NS)) |
| EVAL-AD7787EB | 制造商:Analog Devices 功能描述:LOW PWR, 2CH 24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7788EB | 制造商:Analog Devices 功能描述:Development Tools, Low Power, 16/24Bit Sigma-Delta ADC 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7789EB | 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
| EVAL-AD7790EB | 制造商:Analog Devices 功能描述:Development Tools, Low Power, 16/24Bit Sigma-Delta ADC 制造商:Analog Devices 功能描述:DEV TOOLS, LOW PWR, 16/24BIT SIGMA-DELTA ADC - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。