- 您現(xiàn)在的位置：買賣IC網 > PDF目錄16600 > EVAL-AD9837SDZ (Analog Devices Inc)BOARD EVAL FOR AD9837 PDF資料下載
參數(shù)資料
| 型號： | EVAL-AD9837SDZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 7/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9837 |
| 產品培訓模塊： | Direct Digital Synthesis Tutorial Series (1 of 7): Introduction Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator |
| 標準包裝： | 1 |
| 主要目的： | 計時，直接數(shù)字合成（DDS） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | AD9837 |
| 次要屬性： | 圖形用戶界面 |
| 已供物品： | 板，CD，文檔 |
第1頁第2頁第3頁第4頁第5頁第6頁當前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD9837
Rev. A | Page 15 of 28
FREQUENCY AND PHASE REGISTERS
The AD9837 contains two frequency registers and two phase
registers, which are described in Table 8.
Table 8. Frequency and Phase Registers
Register
Size
Description
FREQ0
28 bits
Frequency Register 0.
When the FSEL bit = 0, the FREQ0
register defines the output frequency
as a fraction of the MCLK frequency.
FREQ1
28 bits
Frequency Register 1.
When the FSEL bit = 1, the FREQ1
register defines the output frequency
as a fraction of the MCLK frequency.
PHASE0
12 bits
Phase Offset Register 0.
When the PSEL bit = 0, the contents of
the PHASE0 register are added to the
output of the phase accumulator.
PHASE1
12 bits
Phase Offset Register 1.
When the PSEL bit = 1, the contents of
the PHASE1 register are added to the
output of the phase accumulator.
The analog output from the AD9837 is
fMCLK/228 × FREQREG
where FREQREG is the value loaded into the selected frequency
register.
This signal is phase shifted by
2π/4096 × PHASEREG
where PHASEREG is the value contained in the selected phase
register.
The relationship of the selected output frequency and the refer-
ence clock frequency must be considered to avoid unwanted
output anomalies.
The flowchart in Figure 24 shows the routine for writing to the
frequency and phase registers of the AD9837.
Writing to a Frequency Register
When writing to a frequency register, Bit D15 and Bit D14 of
the control register give the address of the frequency register
(see Table 9).
Table 9. Frequency Register Bits
D15
D14
D13 to D0
0
1
14 FREQ0 register bits
1
0
14 FREQ1 register bits
To change the entire contents of a frequency register, two consec-
utive writes to the same address must be performed because the
frequency registers are 28 bits wide. The first write contains the
14 LSBs, and the second write contains the 14 MSBs. For this
mode of operation, the B28 control bit (Bit D13) must be set
to 1. An example of a 28-bit write is shown in Table 10.
Table 10. Writing 0xFFFC000 to the FREQ0 Register
SDATA Input
Result of Input Word
0010 0000 0000 0000
Control word write
(D15, D14 = 00), B28 (D13) = 1,
HLB (D12) = X
0100 0000 0000 0000
FREQ0 register write
(D15, D14 = 01), 14 LSBs = 0x0000
0111 1111 1111 1111
FREQ0 register write
(D15, D14 = 01), 14 MSBs = 0x3FFF
Note, however, that continuous writes to the same frequency
register may result in intermediate updates during the writes. If
a frequency sweep, or something similar, is required, it is recom-
mended that users alternate between the two frequency registers.
In some applications, the user does not need to alter all 28 bits
of the frequency register. With coarse tuning, only the 14 MSBs
are altered; with fine tuning, only the 14 LSBs are altered. By
setting the B28 control bit (Bit D13) to 0, the 28-bit frequency
register operates as two 14-bit registers, one containing the
14 MSBs and the other containing the 14 LSBs. In this way, the
14 MSBs of the frequency word can be altered independently
of the 14 LSBs, and vice versa. The HLB bit (Bit D12) in the
control register identifies which 14 bits are being altered (see
Table 11. Writing 0x3FFF to the 14 LSBs of the FREQ1 Register
SDATA Input
Result of Input Word
0000 0000 0000 0000
Control word write
(D15, D14 = 00), B28 (D13) = 0,
HLB (D12) = 0, that is, LSBs
1011 1111 1111 1111
FREQ1 register write
(D15, D14 = 10), 14 LSBs = 0x3FFF
Table 12. Writing 0x00FF to the 14 MSBs of the FREQ0 Register
SDATA Input
Result of Input Word
0001 0000 0000 0000
Control word write
(D15, D14 = 00), B28 (D13) = 0,
HLB (D12) = 1, that is, MSBs
0100 0000 1111 1111
FREQ0 register write
(D15, D14 = 01), 14 MSBs = 0x00FF
Writing to a Phase Register
When writing to a phase register, Bit D15 and Bit D14 are set to
11. Bit D13 identifies the phase register that is being loaded.
Table 13. Phase Register Bits
D15
D14
D13
D12
D11 to D0
1
0
X
12 PHASE0 register bits
1
X
12 PHASE1 register bits
相關PDF資料 |
PDF描述 |
|---|---|
| V150C36E150BG | CONVERTER MOD DC/DC 36V 150W |
| 4-830611-8 | CONN LEAD ASSY LGH SL END 16 AWG |
| H3CCH-3036M | IDC CABLE - HKC30H/AE30M/HKC30H |
| VE-B6B-EW | CONVERTER MOD DC/DC 95V 100W |
| V150C36E150B | CONVERTER MOD DC/DC 36V 150W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EVAL-AD9838SDZ | 功能描述:BOARD EVAL FOR AD9838 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| EVAL-AD9880-ABZ | 功能描述:KIT MODULE VIDEO INPUT AD9880 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
| EVAL-ADAS1000EBZU1 | 功能描述:EVAL BOARD ADAS1000 ECG AFE RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| EVAL-ADAS1000SDZ | 功能描述:數(shù)據轉換 IC 開發(fā)工具 EVALUATION BOARD RoHS:否 制造商:Texas Instruments 產品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| EVAL-ADAS1000SDZU3 | 制造商:Analog Devices 功能描述:EVALUATION KIT - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復。