- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS8171DW72AGC-250 (GSI TECHNOLOGY) 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8171DW72AGC-250 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 256K X 72 STANDARD SRAM, 2.1 ns, PBGA209 |
| 封裝： | 14 X 22 MM, 1 MM PITCH, LEAD FREE, BGA-209 |
| 文件頁數(shù)： | 28/33頁 |
| 文件大?。?/td> | 1041K |
| 代理商： | GS8171DW72AGC-250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁第33頁
GS8171DW36/72AC-350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
4/33
2003, GSI Technology
Operation Control
All address, data and control inputs (with the exception of EP2, EP3, ZQ, and the mode pins, L6, M6, and J6) are synchronized to
rising clock edges. Data in is captured on both rising and falling edges of CK. Read and write operations must be initiated with the
Advance/Load pin (ADV) held low, in order to load the new address. Device activation is accomplished by asserting all three of
the Chip Enable inputs (E1, E2, and E3). Deassertion of any one of the Enable inputs will deactivate the device. It should be noted
that ONLY deactivation of the RAM via E2 and/or E3 deactivates the Echo Clocks, CQ1–CQ2.
Pin Description Table
Symbol
Description
Type
Comments
A
Address
Input
—
ADV
Advance
Input
Active High
Bx
Byte Write Enable
Input
Active Low
W
Write Enable
Input
Active Low
E1
Chip Enable
Input
Active Low
E2 & E3
Chip Enable
Input
Programmable Active High or Low
EP2 & EP3
Chip Enable Program Pin
Mode Input
To be tied directly to VDD, VDDQ or VSS
CK
Clock
Input
Active High
CK
Clock
Input
Active Low
HSTL I/O Versions Only
CQ, CQ
Echo Clock
Output
Three State - Deselect via E2 or E3 False
DQ
Data I/O
Input/Output
Three State
MCH
Must Connect High
Input
Active High
To be tied directly to VDD or VDDQ
MCL
Must Connect Low
Input
Active Low
To be tied directly to VSS
ZQ
Output Impedance Control
Analog Input
To be tied to VSS via RQ
TCK
Test Clock
Input
Active High
TDI
Test Data In
Input
—
TDO
Test Data Out
Output
—
TMS
Test Mode Select
Input
—
NC
No Connect
—
Not connected to die or any other pin
VDD
Core Power Supply
Input
1.8 V Nominal
VDDQ
Output Driver Power Supply
Input
1.5 V Nominal
VREF
Input Buffer Reference Voltage
Input
HSTL I/O Versions Only
VSS
Ground
Input
—
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8171DW72AGC-350IT | 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209 |
| GS820H32GT-138I | 64K X 32 CACHE SRAM, 9.7 ns, PQFP100 |
| GS820H32GT-5I | 64K X 32 CACHE SRAM, 12 ns, PQFP100 |
| GS832032AGT-200 | CACHE SRAM, PQFP100 |
| GS8320V32GT-166IT | 1M X 32 CACHE SRAM, 8 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8171DW72AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8171DW72AGC-333 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8171DW72AGC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8171DW72AGC-350I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8180Q36D-167X | 制造商:GSI Technology 功能描述:512K X 36 (18 MEG)SIGMA QUAD I -SEPERATE I/O BURST OF 2 - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。