參數(shù)資料
型號: GS8171DW72AGC-350IT
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 256K X 72 STANDARD SRAM, 1.7 ns, PBGA209
封裝: 14 X 22 MM, 1 MM PITCH, LEAD FREE, BGA-209
文件頁數(shù): 30/33頁
文件大?。?/td> 1041K
代理商: GS8171DW72AGC-350IT
GS8171DW36/72AC-350/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 4/2005
6/33
2003, GSI Technology
Double Late Write
Double Late Write means that Data In is required on the third rising edge of clock. Double Late Write is used to implement
Pipeline mode NBT SRAMs.
Byte Write Control
The Byte Write Enable inputs (Bx) determine which bytes will be written. Any combination of Byte Write Enable control pins,
including all or none, may be activated. A Write Cycle with no Byte Write inputs active is a write abort cycle.
Example of x36 Byte Write Truth Table
Function
W
Ba
Bb
Bc
Bd
Read
H
X
Write Byte A
L
H
Write Byte B
L
H
L
H
Write Byte C
L
H
L
H
Write Byte D
L
H
L
Write all Bytes
L
Write Abort
L
H
SigmaRAM Double Late Write with Pipelined Read
ADV
DD
Read
Write
Read
Write
Read
CD
F
E
CK
Address
A
B
/E1
/W
DQ
QA
CQ
Key
QC
Hi-Z
Access
DB
相關(guān)PDF資料
PDF描述
GS820H32GT-138I 64K X 32 CACHE SRAM, 9.7 ns, PQFP100
GS820H32GT-5I 64K X 32 CACHE SRAM, 12 ns, PQFP100
GS832032AGT-200 CACHE SRAM, PQFP100
GS8320V32GT-166IT 1M X 32 CACHE SRAM, 8 ns, PQFP100
GS832236B-225 1M X 36 CACHE SRAM, 7 ns, PBGA119
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8180Q36D-167X 制造商:GSI Technology 功能描述:512K X 36 (18 MEG)SIGMA QUAD I -SEPERATE I/O BURST OF 2 - Trays
GS8180QV36BGD-167 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 512KX36 2.5NS 165FPBGA - Trays
GS8180QV36BGD-167I 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V 18MBIT 512KX36 2.5NS 165FPBGA - Trays
GS8182D08BD-167 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 16MBIT 2MX8 0.5NS 165FPBGA - Trays
GS8182D08BD-250 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 16MBIT 2MX8 0.45NS 165FPBGA - Trays