- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS832236E-225IV (GSI TECHNOLOGY) 1M X 36 CACHE SRAM, 7 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS832236E-225IV |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 36 CACHE SRAM, 7 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 6/42頁 |
| 文件大?。?/td> | 1537K |
| 代理商： | GS832236E-225IV |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
GS832218/36/72(B/E/C)-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.06a 12/2007
14/42
2003, GSI Technology
Synchronous Truth Table
Operation
Address
Used
State
Diagram
Key
E1
E2
E3
ADSP ADSC
ADV
W
DQ3
Deselect Cycle, Power Down
None
X
L
X
H
X
L
X
High-Z
Deselect Cycle, Power Down
None
X
L
X
L
X
High-Z
Deselect Cycle, Power Down
None
X
L
X
H
L
X
High-Z
Deselect Cycle, Power Down
None
X
L
X
L
X
High-Z
Deselect Cycle, Power Down
None
X
H
X
L
X
High-Z
Read Cycle, Begin Burst
External
R
L
H
L
X
Q
Read Cycle, Begin Burst
External
R
L
H
L
H
L
X
F
Q
Write Cycle, Begin Burst
External
W
L
H
L
H
L
X
T
D
Read Cycle, Continue Burst
Next
CR
X
H
L
F
Q
Read Cycle, Continue Burst
Next
CR
H
X
H
L
F
Q
Write Cycle, Continue Burst
Next
CW
X
H
L
T
D
Write Cycle, Continue Burst
Next
CW
H
X
H
L
T
D
Read Cycle, Suspend Burst
Current
X
H
F
Q
Read Cycle, Suspend Burst
Current
H
X
H
F
Q
Write Cycle, Suspend Burst
Current
X
H
T
D
Write Cycle, Suspend Burst
Current
H
X
H
T
D
Notes:
1. X = Don’t Care, H = High, L = Low
2. E = T (True) if E2 = 1 and E1 = E3 = 0; E = F (False) if E2 = 0 or E1 = 1 or E3 = 1
3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
4. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
as “Q” in the Truth Table above).
5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
basic synchronous or synchronous burst operations and may be avoided for simplicity.
6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.
7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8322Z18E-225VT | 2M X 18 ZBT SRAM, 7 ns, PBGA165 |
| GS8322ZV72GC-150IT | 512K X 72 ZBT SRAM, 8.5 ns, PBGA209 |
| GS8322ZV36GB-200T | 1M X 36 ZBT SRAM, 7.5 ns, PBGA119 |
| GS8322ZV36GE-225IT | 1M X 36 ZBT SRAM, 7 ns, PBGA165 |
| GS8324Z18B-166IT | 2M X 18 ZBT SRAM, 8.5 ns, PBGA119 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS832236GB-200 | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
| GS832236GB-200E | 制造商:GSI Technology 功能描述:GS832236GB-200E - Trays |
| GS832236GB-200I | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 2.5V/3.3V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
| GS832236GB-200IV | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V/2.5V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
| GS832236GB-200V | 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V/2.5V 36MBIT 1MX36 7.5NS/3NS 119FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。