- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370389 > GS84118T-166 x18 Synchronous SRAM PDF資料下載
參數(shù)資料
| 型號： | GS84118T-166 |
| 英文描述： | x18 Synchronous SRAM |
| 中文描述： | x18同步SRAM |
| 文件頁數(shù)： | 8/30頁 |
| 文件大?。?/td> | 584K |
| 代理商： | GS84118T-166 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Rev: 1.05 7/2001
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
8/30
1999, Giga Semiconductor, Inc.
GS84118T/B-166/150/130/100
Synchronous Truth Table
Notes:
1.
X means “don’t care,” H means “l(fā)ogic high,” L means “l(fā)ogic low.”
2.
3.
4.
5.
6.
Write is the logic function of GW, BWE, BW1, BW2. See Byte Write Function table for detail.
All inputs, except OE, must meet setup and hold on rising edge of CLK.
Suspending busrt generates a wait cycle.
ADSP LOW along with SRAM being selected always initiates a Read cycle at the L-H edge of the clock (CLK).
A Write cycle can only be performed by setting Write low for the clock L-H edge of the subsequent wait cycle.
Refer to
page 12
for the Write timing diagram.
Operation
Address Used
CE1
CE2
CE3
ADSP
ADSC
ADV
Write
OE
CLK
DQ
Deselect Cycle, Power Down
none
H
X
X
X
L
X
X
X
L-H
High-Z
Deselect Cycle, Power Down
none
L
L
X
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power Down
none
L
X
H
L
X
X
X
X
L-H
High-Z
Deselect Cycle, Power Down
none
L
L
X
H
L
X
X
X
L-H
High-Z
Deselect Cycle, Power Down
none
L
X
H
H
L
X
X
X
L-H
High-Z
Read Cycle, Begin Burst
external
L
H
L
L
X
X
X
L
L-H
Q
Read Cycle, Begin Burst
external
L
H
L
L
X
X
X
H
L-H
High-Z
Read Cycle, Begin Burst
external
L
H
L
H
L
X
H
L
L-H
Q
Read Cycle, Begin Burst
external
L
H
L
H
L
X
H
H
L-H
High-Z
Write Cycle, Begin Burst
external
L
H
L
H
L
X
L
X
L-H
D
Read Cycle, Continue Burst
next
X
X
X
H
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
next
X
X
X
H
H
L
H
H
L-H
High-Z
Read Cycle, Continue Burst
next
H
X
X
X
H
L
H
L
L-H
Q
Read Cycle, Continue Burst
next
H
X
X
X
H
L
H
H
L-H
High-Z
Write Cycle, Continue Burst
next
X
X
X
H
H
L
L
X
L-H
D
Write Cycle, Continue Burst
next
H
X
X
X
H
L
L
X
L-H
D
Read Cycle, Suspend Burst
current
X
X
X
H
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
current
X
X
X
H
H
H
H
H
L-H
High-Z
Read Cycle, Suspend Burst
current
H
X
X
X
H
H
H
L
L-H
Q
Read Cycle, Suspend Burst
current
H
X
X
X
H
H
H
H
L-H
High-Z
Write Cycle, Suspend Burst
current
X
X
X
H
H
H
L
X
L-H
D
Write Cycle, Suspend Burst
current
H
X
X
X
H
H
L
X
L-H
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8550BU | TRANSISTOR | BJT | PNP | 25V V(BR)CEO | 800MA I(C) | TO-226AA |
| GS8550CU | TRANSISTOR | BJT | PNP | 25V V(BR)CEO | 800MA I(C) | TO-226AA |
| GS8550DU | TRANSISTOR | BJT | PNP | 25V V(BR)CEO | 800MA I(C) | TO-226AA |
| GS880F18 | 8Mb Sync Burst SRAMs |
| GS880Z18-100 | Header; No. of Contacts:20; Pitch Spacing:0.079"; No. of Rows:2; Gender:Male; Series:1552; Body Material:Glass Filled Polyester; Connector Retention Style:Latch/Ejector; Contact Termination:Through Hole; Housing Style:Right-Angle RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS84118T-166I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18 Sync Cache Tag |
| GS841E18AB-100 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 12NS/4.5NS 119FBGA - Trays |
| GS841E18AB-100I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 12NS/4.5NS 119FBGA - Trays |
| GS841E18AB-133 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:256K x 18 Sync Cache Tag |
| GS841E18AB-150 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 10NS/3.8NS 119FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。