參數(shù)資料
型號(hào)： HC05JB3GRS
英文描述： 68HC05JB3 and 68HC705JB3 General Release Specification
中文描述： 68HC05JB3和68HC705JB3總發(fā)行規(guī)格
文件頁(yè)數(shù)： 48/106頁(yè)
文件大小： 1366K
代理商： HC05JB3GRS
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
7-4
INPUT/OUTPUT PORTS
For More Information On This Product,
Go to: www.freescale.com
MC68HC05J5A
REV 2.1
7.3
PORT B
Port B is a 6-bit bidirectional port which functions as shown in
Figure 7-3
. Only
PB1 and PB2 are of open-drained type. Each Port B pin is controlled by the corre-
sponding bits in a data direction register, a data register and a pulldown/up regis-
ter. The Port B Data Register is located at address $0001. The Port B Data
Direction Register (DDRB) is located at address $0005. The Port B Pulldown/up
Register (PDURB) is located at address $0011. Reset clears the DDRB and the
PDURB. The Port B Data Register is unaffected by reset.
Please note that only PB0 and PB1 pins are bonded out in the 16-pin package
type. Actually, the PB1 and PB2 I/O port lines are short and bonded to the PB1 on
the 16-pin package. Both PB1 and PB2 are of open-drained type, capable of typi-
cally sinking 25mA current at V
OL
0.5V max. In order to constitute a single pin
capable of typically sinking 50mA, both PB1 and PB2 have to be written with the
same value at the same write cycle.
Figure 7-3. Port B I/O Circuitry
Port Pin PB0 is shared with TCAP input of the 16-Timer input capture function.
The input capture function can be programmed for a positive edge or the negative
edge TCAP input. When an expected edge is generated on this pin, the counter
value at that moment will be captured into a capture register. For the details about
this feature please refer to the
Section 9
.
7.3.1 Port B Data Register
All Port B I/O pins have a corresponding bit in the Port B Data Register. When a
Port B pin is programmed as output the corresponding data register bit
determines the logic state of the output pin. When a Port B pin is programmed as
input, any read from the Port B Data Register will return the logic state of the
Write $0011
Read $0001
Write $0001
Read $0005
Write $0005
Internal HC05
Data Bus
100
μ
A
Pulldown
Data
Register Bit
I/O
Pin
Output
Mask Option
(Software Pulldown/up Inhibit)
Reset
(RST)
Data Direction
Register Bit
Pulldown/up
Register Bit
VDD
30K
Pullup
Note1: All the I/O port pins may have either pullup or pulldown device.
Note2: PB1 and PB2 output drivers are the open-drained type
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
HC05JB4GRS 68HC(7)05JB4 General Release Specification
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 68HC05V7 General Release Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05JB4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*