參數(shù)資料
型號(hào): HC05JB3GRS
英文描述: 68HC05JB3 and 68HC705JB3 General Release Specification
中文描述: 68HC05JB3和68HC705JB3總發(fā)行規(guī)格
文件頁(yè)數(shù): 66/106頁(yè)
文件大?。?/td> 1366K
代理商: HC05JB3GRS
GENERAL RELEASE SPECIFICATION
July 16, 1999
MOTOROLA
9-8
16-BIT TIMER
MC68HC05J5A
REV 2.1
Reading the ICH inhibits further captures until the ICL is also read. Reading the
ICL after reading the timer status register (T1SR) clears the ICF flag bit. does not
inhibit transfer of the free-running counter. There is no conflict between reading
the ICL and transfers from the free-running timer counters. The input capture reg-
isters always contain the free-running timer counter value which corresponds to
the most recent input capture.
NOTE
To prevent interrupts from occurring between readings of the ICH and ICL, set the
I bit in the condition code register (CCR) before reading ICH and clear the I bit
after reading ICL.
9.4
TIMER1 CONTROL REGISTER (T1CR)
The timer control register is shown in
Figure 9-11
performs the following func-
tions:
Enables input capture interrupts
Enables output compare interrupts
Enables timer overflow interrupts
Control the active edge polarity of the TCAP signal on pin PB0/TCAP
Reset clears all the bits in the T1CR with the exception of the IEDG bit which is
unaffected.
ICIE - INPUT CAPTURE INTERRUPT ENABLE
This read/write bit enables interrupts caused by an active signal on the PB0/
TCAP pin. Reset clears the ICIE bit.
1 =
Input capture interrupts enabled.
0 =
Input capture interrupts disabled.
T1OIE - TIMER OVERFLOW INTERRUPT ENABLE
This read/write bit enables interrupts caused by a timer1 overflow. Reset clears
the T1OIE bit.
1 =
Timer1 overflow interrupts enabled.
0 =
Timer1 overflow interrupts disabled.
BIT 7
BIT 6
0
BIT 5
BIT 4
0
BIT 3
0
BIT 2
0
BIT 1
BIT 0
0
T1CR
$0012
R
W
ICIE
T1OIE
IEDG
reset:
0
0
0
0
0
0
U
0
U = UNAFFECTED BY RESET
Figure 9-11. Timer Control Register (T1CR)
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料
PDF描述
HC05JB4GRS 68HC(7)05JB4 General Release Specification
HC05JJ6GRS 68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 68HC05K3 General Release Specification
HC05PL4GRS 68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 68HC05V7 General Release Specification
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HC05JB4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC(7)05JB4 General Release Specification
HC05JJ6GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05JJ6 and 68HC05JP6 General Release Specification
HC05K3GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05K3 General Release Specification
HC05PL4GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05PL4A. 68HC05PL4B. 68HC705PL4B General Release Specification
HC05V7GRS 制造商:未知廠家 制造商全稱:未知廠家 功能描述:68HC05V7 General Release Specification