![](http://datasheet.mmic.net.cn/200000/HD64463_datasheet_15067168/HD64463_11.png)
Rev. 2.0, 09/99, page ix of xiii
Tables
Table 4-1. Signal Names (by pin numbers in alphabetical order) ............................................. 13
Table 4-2. Pin Descriptions of Test Mode Select ..................................................................... 17
Table 4-3. Pin Descriptions of CPU Interface.......................................................................... 18
Table 4-4. Pin Descriptions of PCMCIA0 Interface................................................................. 20
Table 4-5. Pin Descriptions of PCMCIA 1 Interface................................................................ 22
Table 4-6. Pin Descriptions of LCD Interface.......................................................................... 23
Table 4-7. Pin Descriptions of Frame Memory (DRAM) Interface........................................... 24
Table 4-8. Pin Descriptions of CRT Interface.......................................................................... 24
Table 4-9. Pin Descriptions of UART0 ................................................................................... 25
Table 4-10. Pin Descriptions of UART1 ................................................................................. 25
Table 4-11. Pin Description of IrDA ....................................................................................... 26
Table 4-12. Pin Descriptions of Printer Port Interface.............................................................. 26
Table 4-13. Pin Descriptions of AFE Interface ........................................................................ 27
Table 4-14. Pin Description of CODEC Interface.................................................................... 27
Table 4-15. Pin Description of USB Interface ......................................................................... 28
Table 4-16. Pin Descriptions of Keyboard Interface ................................................................ 28
Table 4-17. Pin Descriptions of IO Port A............................................................................... 28
Table 4-18. Pin Description of IO PORT B ............................................................................. 29
Table 4-19. Pin Description of 10-bit ADC Interface............................................................... 29
Table 4-20. Pin Description of Crystal Interface...................................................................... 29
Table 4-21. Pin Description of Miscellaneous Interface........................................................... 30
Table 4-22. Pin Descriptions of Power/Ground ....................................................................... 30
Table 6-1. The Register List of Power Management and System Configuration ....................... 42
Table 7-1. The List of I/O Port Pin Function Configurations.................................................... 56
Table 7-2. The List of Register Configurations........................................................................ 57
Table 7-3. Control Bits Definition of the Port x (A and B)
Control Register (GPACR and GPBCR) and Its Relevant READ/WRITE
Operation of Port Data Register (GPADR/GPBDR)............................................ 60
Table 10-1. PC Card Controller Registers ............................................................................... 92
Table 11-1. Summary of FIR Controller Registers................................................................... 115
Table 12-1. Serial Channel Registers ...................................................................................... 140
Table 12-2. Interrupt Identification Register............................................................................ 142
Table 12-3. Baud Rates Using (9.216MHz/5) Clock................................................................ 144
Table 12-4. Modem Control Register Bits............................................................................... 146
Table 12-5. Line Status Register Bits ...................................................................................... 148
Table 12-6. Modem Status Register Bits ................................................................................. 149
Table 12-7. Reset Control of Register and Pinout Signals........................................................ 149
Table 13-1. Bit Map of the EPP Registers ............................................................................... 154
Table 13-2. Status Port Register Description ........................................................................... 154
Table 13-3. Control Port Register Description......................................................................... 155
Table 13-4. Bit Map of the ECP Mode Register ...................................................................... 156
Table 13-5. ECP Register Definition....................................................................................... 156