
Rev. 2.0, 09/99, page iv of xiii
11.2.3 Register Description ........................................................................................ 116
11.3
FIR Transmit Operation ............................................................................................... 135
11.4
FIR Receive Operation................................................................................................. 136
11.5
Example of Initialization and Programming Procedure for HP-SIR ............................... 138
Section 12 UART .......................................................................................... 139
12.1
Overview..................................................................................................................... 139
12.2
Features ....................................................................................................................... 139
12.3
Serial Channel Register Description ............................................................................. 140
12.3.1 Data Register................................................................................................... 140
12.3.2 Control Registers: UIER, UIIR, UFCR, UDLL, UDLM, ULCR, UMCR .......... 140
12.3.3 Status Register ULSR and UMSR.................................................................... 147
12.4
Reset ........................................................................................................................... 149
12.5
Programming ............................................................................................................... 150
12.5.1 Programming Sequence ................................................................................... 150
12.6
Software Reset............................................................................................................. 150
12.7
Clock Input Operation.................................................................................................. 150
12.8
FIFO Interrupt Mode Operation.................................................................................... 151
12.9
CAUTION................................................................................................................... 152
Section 13 Parallel Port ................................................................................. 153
13.1
Overview..................................................................................................................... 153
13.2
Features ....................................................................................................................... 153
13.3
Parallel Port Register Description................................................................................. 153
13.3.1 SPP and EPP Modes........................................................................................ 154
13.3.2 ECP Mode....................................................................................................... 155
Section 14 Serial CODEC Interface ............................................................... 161
14.1
Overview..................................................................................................................... 161
14.1.1 Features........................................................................................................... 161
14.1.2 Block Diagram ................................................................................................ 162
14.2
Register Description..................................................................................................... 163
14.2.1 Transmit Data Register (TDR) ......................................................................... 164
14.2.2 Receive Data Register (RDR) .......................................................................... 165
14.2.3 Control Register (CR)...................................................................................... 166
14.2.4 Status Register (SR) ........................................................................................ 167
14.2.5 Frequency Select Register................................................................................ 169
14.2.6 Command/Status Address Register (CSAR) ..................................................... 170
14.2.7 Command/Status Data Register (CSDR) .......................................................... 171
14.2.8 PCM Playback/Record Left Channel (PCML) .................................................. 172
14.2.9 PCM Playback/Record Right Channel (PCMR)................................................ 173
14.2.10 Line 1 Data Register (LINE1) .......................................................................... 174
14.2.11 PCM Center Playback/MIC ADC Channel (PCMC)......................................... 175