
Rev. 2.0, 09/99, page v of xiii
14.2.12 PCM Left Surround Channel Data Register (PCMLS) ...................................... 176
14.2.13 PCM Right Surround Channel Data Register (PCMRS).................................... 177
14.2.14 PCMLFE Data Register (PCMLFE)................................................................. 178
14.2.15 Line 2 Channel Data Register (LINE2) ............................................................ 179
14.2.16 HSET Data Register (HSET) ........................................................................... 180
14.2.17 IO Control/Status Data Register (IOCS) ........................................................... 181
14.2.18 AC97 Transmit Interrupt Enable Register (ATIER) .......................................... 182
14.2.19 AC97 TX FIFO Status Register ....................................................................... 185
14.2.20 AC97 RX FIFO Interrupt Enable Register (ARIER) ......................................... 188
14.2.21 AC97 RX Status Register (ARSR) ................................................................... 191
14.2.22 AC97 Control Register (ACR) ......................................................................... 193
14.2.23 AC97 TAG Register (ATAGR)........................................................................ 195
14.2.24 Slot Request Active Register (SRAR) .............................................................. 196
14.3
Function Description.................................................................................................... 197
14.3.1 Internal Bus Interface ...................................................................................... 197
14.3.2 Clock Generator .............................................................................................. 197
14.3.3 CS4218 or CS4271 TX Controller ................................................................... 198
14.3.4 CS4218 or CS4271 RX Controller ................................................................... 198
14.3.5 AC97 TX Controller ........................................................................................ 198
14.3.6 AC97 RX Controller........................................................................................ 199
14.3.7 Miscellaneous Function Block ......................................................................... 199
14.3.8 Data Structure of Memory in DMA Mode ........................................................ 199
14.4
Program Flow .............................................................................................................. 200
Section 15 AFE Interface ............................................................................... 209
15.1
Overview ..................................................................................................................... 209
15.1.1 Features........................................................................................................... 209
15.1.2 Block Diagram ................................................................................................ 210
15.2
Register Description..................................................................................................... 212
15.2.1 Control Register (CTR) ................................................................................... 212
15.2.2 Status Register (STR) ...................................................................................... 214
15.2.3 Transmit Data Register (TXDR) ...................................................................... 217
15.2.4 Receive Data Register (RXDR)........................................................................ 217
15.2.5 Transmit Data Buffers (TXDB0,1) ................................................................... 217
15.2.6 Transmit Shift Register (TSFTR) ..................................................................... 218
15.2.7 Receive Data Buffers (RXDB0,1) .................................................................... 218
15.2.8 Receive Shift Register (RSFTR) ...................................................................... 218
15.3
Data Transfer ............................................................................................................... 218
15.3.1 Data Transmit.................................................................................................. 218
15.3.2 Data Receive ................................................................................................... 219
15.4
Divider ........................................................................................................................ 220
15.5
External Chip Control Signal........................................................................................ 221
15.6
Interrupt....................................................................................................................... 222