- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370621 > HM5264405D (Hitachi,Ltd.) 64M LVTTL interface SDRAM(64M LVTTL接口同步DRAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | HM5264405D |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 64M LVTTL interface SDRAM(64M LVTTL接口同步DRAM) |
| 中文描述： | 6400 LVTTL接口的SDRAM（6400 LVTTL接口同步的DRAM） |
| 文件頁(yè)數(shù)： | 12/67頁(yè) |
| 文件大小： | 615K |
| 代理商： | HM5264405D |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)
HM5264165D-A60, HM5264805D-A60, HM5264405D-A60
12
DQM Truth Table
(HM5264805D/HM5264405D)
CKE
Command
Symbol
n - 1
n
DQM
Write enable/output enable
ENB
H
×
×
L
Write inhibit/output disable
Note:
H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
.
Write: I
DID
is needed.
Read: I
DOD
is needed.
MASK
H
H
The SDRAM can mask input/output data by means of DQM, DQMU/DQML.
DQMU masks the upper byte and DQML masks the lower byte. (HM5264165D)
During reading, the output buffer is set to Low-Z by setting DQM, DQMU/DQML to Low, enabling data
output. On the other hand, when DQM, DQMU/DQML is set to High, the output buffer becomes High-Z,
disabling data output.
During writing, data is written by setting DQM, DQMU/DQML to Low. When DQM, DQMU/DQML is
set to High, the previous data is held (the new data is not written). Desired data can be masked during burst
read or burst write by setting DQMU/DQML. For details, refer to the DQM, DQMU/DQML control
section of the SDRAM operating instructions.
CKE Truth Table
CKE
Current state
Command
n - 1
n
CS
RAS
CAS
WE
Address
Active
Clock suspend mode entry
H
L
H
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
×
Any
Clock suspend
L
L
×
×
Clock suspend
Clock suspend mode exit
L
H
Idle
Auto-refresh command (REF)
H
H
L
L
L
H
Idle
Self-refresh entry (SELF)
H
L
L
L
L
H
Idle
Power down entry
H
L
L
H
H
H
H
L
H
×
×
×
Self refresh
Self refresh exit (SELFX)
L
H
L
H
H
H
L
H
H
×
×
×
Power down
Power down exit
L
H
L
H
H
H
L
H
H
×
×
×
Note:
H: V
IH
. L: V
IL
.
×
: V
IH
or V
IL
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM5264165D | 64M LVTTL interface SDRAM(64M LVTTL接口同步DRAM) |
| HM5264805D | 64M LVTTL interface SDRAM(64M LVTTL接口同步DRAM) |
| HM5264405F | 64M LVTTL interface SDRAM(64M LVTTL接口同步DRAM) |
| HM5264805F-75 | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:36; Connector Shell Size:22; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| HM5264805F-A60 | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:36; Connector Shell Size:22; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM5264405DLTT-80 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SDRAM |
| HM5264405DLTT-B60 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SDRAM |
| HM5264405DTT-80 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SDRAM |
| HM5264405DTT-B60 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:x4 SDRAM |
| HM5264405F | 制造商:HITACHI 制造商全稱(chēng):Hitachi Semiconductor 功能描述:64M LVTTL interface SDRAM 133 MHz/100 MHz |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。