參數(shù)資料
型號(hào): HN29W6484AH03TE
廠(chǎng)商: Hitachi,Ltd.
英文描述: Controller for AND Flash Memory(AND型閃速存儲(chǔ)器控制器)
中文描述: 控制器及快閃記憶體(及型閃速存儲(chǔ)器控制器)
文件頁(yè)數(shù): 11/73頁(yè)
文件大?。?/td> 435K
代理商: HN29W6484AH03TE
HN29W6484AH03TE-1
11
Flash Memory Interface Pin Explanation
Signal name
Direction Pin No.
Description
F_DA7 to F_DA0,
F_DB7 to F_DB0
I/O
73, 74, 75, 77,
78, 79, 80, 82,
29, 30, 31, 32,
33, 35, 36, 37
The Flash bus is F_DA0 to F_DA7 and F_DB0 to
F_DB7. This bus is used as command, address and
data bus for Flash memory.
F_CEA10 to F_CEA1,
F_CEB10 to F_CEB1
O
71, 70, 68, 67,
66, 65, 64, 63,
58, 57, 56, 55,
54, 53, 52, 50,
49, 44, 43, 42
Flash chip enable is used to select the Flash memory.
F_OEA_, F_OEB_
O
83, 38
Flash output enable is used to control read data
output from the Flash memory.
F_RDY_1, F_RDY_2
I
85, 40
Flash ready/busy is driven low by Flash memory
during program or erase operation. Flash ready/busy
becomes high impedance at the completion of the
program or erase operation.
F_WEA_, F_WEB_
O
72, 26
Flash write enable is used to strobe command and
address. The command and address are latched at
the rising edge of the Flash write enable.
F_SC_A1, F_SC_A2,
F_SC_B1, F_SC_B2
O
60, 61, 27, 28
Serial clock is used to read memory data and to
strobe programming data. The programming data is
latched at the rising edge of the Serial clock.
F_CDEA_, F_CDEB_
O
84, 39
Command data enable is used to control the
multiplexed Flash bus when Flash write enable is
asserted. Command and data are latched when
Command data enable is low, and Address is latched
when Command data enable is high.
F_RES_
O
41
Flash reset must be kept at V
(Vss ± 0.2V) while Vcc
is turned on and off to prevent Flash memory from
unintentional erase or programming. Flash reset must
be kept at V
(VCC ± 0.2V) after VCC becomes stable
and while Flash memory is in various operations such
as programming, erase and read.
Other Pin Explanation
Signal name
Direction Pin No.
Description
XIN, XOUT
I/O
22, 23
XIN and XOUT are used to connect crystal oscillator.
PORST_
I
18
This pin is used to connect reset IC for power on
reset.
TEST3 to TEST1
45, 20, 19
TEST1 to TEST3 are used for diagnostic test and
should be kept at Vcc.
TEST7 to TEST4
115, 86, 47, 17
TEST4 to TEST7 are used for diagnostic test and
should be open.
相關(guān)PDF資料
PDF描述
HN29W6484DH08TE Controller for AND Flash Memory(AND型閃速存儲(chǔ)器控制器)
HN29WB800 1048576-word x 8-bit / 524288-word x 16-bit CMOS Flash Memory
HN29WT800 1048576-word x 8-bit / 524288-word x 16-bit CMOS Flash Memory
HN462532 4096-word X 8-bit UV Erasable and Programmable Read Only Memory
HN462716 2048-WORD x 8-BIT UV ERASABLE AND ELECTRICALLY PROGRAMMABLE ONLY MEMORY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HN29W6484AH03TE-1 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MEMORY CONTROLLER
HN29W64AH05TE-1 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:MEMORY CONTROLLER
HN29W8411SERIES 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:AND Flash EEPROM
HN29WB800 制造商:HITACHI 制造商全稱(chēng):Hitachi Semiconductor 功能描述:1048576-word x 8-bit / 524288-word x 16-bit CMOS Flash Memory
HN29WB800FP-10 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:x8/x16 Flash EEPROM