- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9451 > HSP45106JC-25Z (Intersil)IC OSC NCO 25.6MHZ 84-PLCC PDF資料下載
參數(shù)資料
| 型號： | HSP45106JC-25Z |
| 廠商： | Intersil |
| 文件頁數(shù)： | 8/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC OSC NCO 25.6MHZ 84-PLCC |
| 標準包裝： | 90 |
| 類型： | 數(shù)控振蕩器（NCO） |
| 頻率： | 25.6MHz |
| 電源電壓： | 4.75 V ~ 5.25 V |
| 電流 - 電源： | 180mA |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 84-LCC（J 形引線） |
| 包裝： | 管件 |
| 供應(yīng)商設(shè)備封裝： | 84-PLCC（29.21x29.21） |
| 安裝類型： | 表面貼裝 |
2
FN2809.8
October 16, 2008
Block Diagram
PHASE/
FREQUENCY
CONTROL
SECTION
SINE/
COSINE
SECTION
SINE
COSINE
CLOCK
MICROPROCESSOR
INTERFACE
DISCRETE
CONTROL SIGNALS
32
16
SIN/COS
ARGUMENT
Pinouts
HSP45106
(84 LD PLCC)
TOP VIEW
Pin Descriptions
NAME
TYPE
DESCRIPTION
VCC
+5 power supply pin.
GND
Ground.
C(15:0)
I
Control input bus for loading phase, frequency, and timer data into the PFCS. C0 is LSB.
A(2:0)
I
Address pins for selecting destination of C(15:0) data (Table 2). A0 is the LSB
CS
I
Chip select (active low). Enables data to be written into Control Registers by WR.
WR
I
Write enable (active low). Data is clocked into the register selected by A(2:0) on the rising edge of WR when CS
is low.
CLK
I
Clock. All registers, except the Control Registers clocked with WR, are clocked (when enabled) by the rising edge
of CLK.
ENPOREG
I
Phase Offset Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto chip,
ENPOREG enables the clocking of data into the Phase Offset Register. Allows ROM address to be updated
regardless of ENPHAC.
ENOFREG
I
Offset Frequency Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto
chip, ENOFREG enables the clocking of data into the Offset Frequency Register.
ENCFREG
I
Center Frequency Register Enable (active low). Registered on chip by CLK. When active, after being clocked onto
chip, ENCFREG enables the clocking of data into the Center Frequency Register.
GND
CLK
SI
N0
SI
N1
SI
N2
SI
N3
SI
N4
V
CC
SI
N5
SI
N6
SI
N7
SI
N8
SI
N9
SI
N
1
0
SI
N1
1
SI
N
1
2
GND
SI
N
1
3
SI
N
1
4
SI
N
1
5
OES
11 10 98 765 432 1 84 83 82 81 80 79 78 77 76 75
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
TICO
COS15
COS14
COS13
GND
COS12
COS11
COS10
COS9
COS8
COS7
COS6
COS5
COS4
VCC
COS3
COS2
COS1
COS0
OEC
DACSTRB
PMSEL
MOD0
MOD1
MOD2
TEST
VCC
WR
GND
CS
ENCFREG
ENOFREG
INHOFR
ENTIREG
INITTAC
ENPOREG
INPHAC
PACI
INITPAC
BINFMT
PAR/SER
VCC
C0
C1
C2
C3
C4
C5
C6
V
CC
C7
C8
C9
C10
C1
1
C12
C13
C14
C15
GN
D
A0
A1
A2
HSP45106
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B13-IU-F1 | CONVERTER MOD DC/DC 24V 200W |
| VE-B4H-IU-F4 | CONVERTER MOD DC/DC 52V 200W |
| MS3452W24-10PZ | CONN RCPT 7POS BOX MNT W/PINS |
| MS27468T15F97PA | CONN RCPT 12POS JAM NUT W/PINS |
| MS27484E14A35PB | CONN PLUG 37POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HSP45106JC-33 | 功能描述:可編程振蕩器 16 BIT NUMERICALLY CONTROLLED OSC., 84 P RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| HSP45106JC-33Z | 功能描述:可編程振蕩器 W/ANNEAL 16 BIT CONTROLLED OSC 84 P RoHS:否 制造商:IDT 封裝 / 箱體:5 mm x 7 mm x 1.5 mm 頻率:15.476 MHz to 866.67, 975 MHz to 1300 MHz 頻率穩(wěn)定性:+/- 50 PPM 電源電壓:3.63 V 負載電容:10 pF 端接類型:SMD/SMT 輸出格式:LVPECL 最小工作溫度:- 40 C 最大工作溫度:+ 85 C 尺寸:7 mm W x 5 mm L x 1.5 mm H 封裝: |
| HSP45106JI-25 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP45116 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Numerically Controlled Oscillator/Modulator |
| HSP45116 WAF | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。