- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370727 > HV7131B (Electronic Theatre Controls, Inc.) CMOS IMAGE SENSOR With 8-bit ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | HV7131B |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | CMOS IMAGE SENSOR With 8-bit ADC |
| 中文描述： | CMOS圖像傳感器的8位ADC |
| 文件頁數(shù)： | 15/29頁 |
| 文件大小： | 834K |
| 代理商： | HV7131B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
HV7131B
Electronics Industries Co., Ltd.
System IC Division
CMOS IMAGE SENSOR
With 8-bit ADC
This document is a general product description and is subject to change without notice. Hyundai Electronics does not assume any
responsibility for use of circuits described. NO patent licenses are implied.
DA31991011R_1.0 - 15 - 1999 Hyundai System IC Division
PRELIMINARY
l
Pixel bias voltage register[8’h34]
The register controls pixel analog voltage decrement degree by controlling bias current of pixel output
sensing load transistor. With the reset level register(8’ h30) it is used to adjust ADC circuit output
characteristics. The larger register value causes the higher bias current to increase pixel output
decrement degree, and commonly the register default value is used. Program value range is 0~7.
RSET LEVEL STATISTICS REGISTER
l
Low Reset Level Count[8’h57-8’h58]
This two-byte register has a value representing a eighth (1/8) of pixels that have reset value less than 3
during one frame time and is updated when VSYNC gets active. With high reset level counter register it
can be used as a parameter for external automatic reset level control logic that update the appropriate
value in the reset level register to automatically compensate die to die overall reset level variation.
l
High Reset Level Count[8’h59-8’h5a]
This two byte register has a value representing a eighth (1/8) of pixels that have reset value larger than
123 during one frame time and is updated when VSYNC gets active. With low reset level counter register
it can be used as a parameter for external automatic reset level control logic that update the appropriate
value in the reset level (30H) register to automatically compensate die to die overall reset level variation.
RGB OFFSET REGISTERS[8’h50-8’h52]
These registers control offset value of RGB digital output to make color effect. Normally these register
values are set to default zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HV7131GP | CMOS Image Sensor with Image Signal Processing |
| HV7131RP | CMOS Image Sensor with Image Signal Processing |
| HV7131E1 | CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131D-COB | CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131D-COF | CMOS IMAGE SENSOR With 8-bit ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HV7131D | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131D-COB | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131D-COF | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131E1 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:CMOS IMAGE SENSOR With 8-bit ADC |
| HV7131GP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Image Sensor with Image Signal Processing |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。