參數(shù)資料
型號(hào): HY5PS12423F
英文描述: 128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M
中文描述: 128Mx4 | 1.8 | 8K的| D43/D44/D54/D55 |的DDR II內(nèi)存- 512M
文件頁數(shù): 29/66頁
文件大?。?/td> 862K
代理商: HY5PS12423F
Rev. 0.52/Nov. 02 29
HY5PS12423(L)F
HY5PS12823(L)F
HY5PS121623(L)F
A4
A3
A2
A1
A0
tRAS
0
0
0
0
0
Reserved
0
0
0
0
1
Reserved
0
0
0
1
0
Reserved
0
0
0
1
1
Reserved
0
0
1
0
0
4*tCK
0
0
1
0
1
5*tCK
0
0
1
1
0
6*tCK
0
0
1
1
1
7*tCK
-
-
-
-
-
-
-
-
-
-
-
-
1
1
1
0
1
29*tCK
1
1
1
1
0
30*tCK
1
1
1
1
1
31*tCK
BA1
BA0
MRS Mode
0
0
MRS
0
1
EMRS(1)
1
0
EMRS(2):Reserved
1
1
EMRS(3)
tRAS Programming on to EMRS(3)
BA1
BA0
A13
A12
A11
A10
A9
A8
A7
A6
A5
A4
A3
A2
A1
A0
0
1
Reserved
tRAS
tRAS in number of clocks
tRAS value is defined in AC spec. table, and required number of clocks is calculated from it.
Users should write tRAS field of EMRS(3) for proper operation.
*A5 ~ A15 are reserved for future use and must be programmed to 0 when setting the mode register.
相關(guān)PDF資料
PDF描述
HY5PS12423LF 128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M
HY5PS12823F 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M
HY5PS12823LF 64Mx8|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M
HY5P Current Transducers HY 5 to 25-P/SP1
HY5R256HC -|2.5V|8K|40|Direct RDRAM - 256M
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HY5PS12423LF 制造商:未知廠家 制造商全稱:未知廠家 功能描述:128Mx4|1.8V|8K|D43/D44/D54/D55|DDR II SDRAM - 512M
HY5PS12821AF 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM
HY5PS12821AF-C3 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM
HY5PS12821AF-C4 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM
HY5PS12821AF-E3 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:512Mb DDR2 SDRAM