參數(shù)資料
型號(hào)： HYB 39S128160CT
廠商： SIEMENS AG
英文描述： 128-Mbit(4banks × 2MBit × 16) Synchronous DRAM(128M(4列 × 2M位 × 16)同步動(dòng)態(tài)RAM)
中文描述： 128兆位（4banks × 2Mbit的× 16）同步DRAM（128M的（4列× 2位× 16）同步動(dòng)態(tài)RAM）的
文件頁(yè)數(shù)： 7/42頁(yè)
文件大小： 280K
代理商： HYB 39S128160CT
HYB 39S128400/800/160CT(L)
128-MBit Synchronous DRAM
Data Book
7
1.00
Signal Pin Description
Pin
Type
Signal Polarity Function
CLK
Input
Pulse
Positive
Edge
The system clock input. All of the SDRAM inputs are
sampled on the rising edge of the clock.
CKE
Input
Level
Active
High
Activates the CLK signal when high and deactivates the
CLK signal when low, thereby initiates either the Power
Down mode, Suspend mode, or the Self Refresh mode.
CS
Input
Pulse
Active
Low
CS enables the command decoder when low and disables
the command decoder when high. When the command
decoder is disabled, new commands are ignored but
previous operations continue.
RAS
CAS
WE
Input
Pulse
Active
Low
When sampled at the positive rising edge of the clock,
CAS, RAS, and WE define the command to be executed by
the SDRAM.
A0 - A11
Input
Level
–
During a Bank Activate command cycle, A0 - A11 define
the row address (RA0 - RA11) when sampled at the rising
clock edge.
During a Read or Write command cycle, A0-An define the
column address (CA0 - CAn) when sampled at the rising
clock edge.CAn depends from the SDRAM organization:
16M x4 SDRAM CA0 - CA9, CA11
(Page Length = 2048 bits)
(Page Length = 1024 bits)
(Page Length = 512 bits)
8M x8 SDRAM
4M x16 SDRAM CA0 = CA8
CA0 - CA9
In addition to the column address, A10(= AP) is used to
invoke autoprecharge operation at the end of the burst read
or write cycle. If A10 is high, autoprecharge is selected and
BA0, BA1 defines the bank to be precharged. If A10 is low,
autoprecharge is disabled.
During a Precharge command cycle, A10 (= AP) is used in
conjunction with BA0 and BA1 to control which bank(s) to
precharge. If A10 is high, all four banks will be precharged
regardless of the state of BA0 and BA1. If A10 is low, then
BA0 and BA1 are used to define which bank to precharge.
BA0, BA1 Input
Level
–
Bank Select Inputs. Selects which bank is to be active.
DQx
Input
Output
Level
–
Data Input/Output pins operate in the same manner as on
conventional DRAMs.
相關(guān)PDF資料
PDF描述
HYB 39S128400CT 128-Mbit(4banks × 8MBit × 4) Synchronous DRAM(128M(4列 × 8M位 × 4)同步動(dòng)態(tài)RAM)
HYB 39S128800CT 128-Mbit(4banks × 4MBit × 8) Synchronous DRAM(128M(4列 × 4M位 × 8)同步動(dòng)態(tài)RAM)
HYB 39S16160CT-5.5 1M × 16-Mbit Synchronous DRAM for High-Speed Graphics Applications(16M位(1M × 16)同步動(dòng)態(tài)RAM(用于高速圖形場(chǎng)合))
HYB 39S16160CT-6 1M × 16-Mbit Synchronous DRAM for High-Speed Graphics Applications(16M位(1M × 16)同步動(dòng)態(tài)RAM(用于高速圖形場(chǎng)合))
HYB 39S16160CT-7 1M × 16-Mbit Synchronous DRAM for High-Speed Graphics Applications(16M位(1M × 16)同步動(dòng)態(tài)RAM(用于高速圖形場(chǎng)合))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HYB39S128160CT-7 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBit Synchronous DRAM
HYB39S128160CT-7.5 制造商:Infineon Technologies AG 功能描述:SDRAM, 8M x 16, 54 Pin, Plastic, TSOP
HYB39S128160CT-75 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBit Synchronous DRAM
HYB39S128160CT-8 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBit Synchronous DRAM
HYB39S128160CTL-7.5 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128-MBit Synchronous DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*