- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296198 > HYB25D128400CT-5 (QIMONDA AG) 32M X 4 DDR DRAM, 0.7 ns, PDSO66 PDF資料下載
參數(shù)資料
| 型號： | HYB25D128400CT-5 |
| 廠商： | QIMONDA AG |
| 元件分類： | DRAM |
| 英文描述： | 32M X 4 DDR DRAM, 0.7 ns, PDSO66 |
| 封裝： | PLASTIC, TSOP2-66 |
| 文件頁數(shù)： | 23/44頁 |
| 文件大小： | 2618K |
| 代理商： | HYB25D128400CT-5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
HYB25D128[40/80/16]0C[C/E/F/T]
128-Mbit Double-Data-Rate SDRAM
Internet Data Sheet
Rev. 1.70, 2008-04
3
03292006-U5AN-6TI1
1Overview
This chapter gives an overview of the 128-Mbit Double-Data-Rate SDRAM product family and describes its main
characteristics.
1.1
Features
Double data rate architecture: two data transfers per clock cycle
Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
DQS is edge-aligned with data for reads and is center-aligned with data for writes
Differential clock inputs (CK and CK)
Four internal banks for concurrent operation
Data mask (DM) for write data
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Programmable burst lengths: 2, 4, or 8
Programmable drive strength: normal, weak
Auto Precharge option for each burst access
Auto Refresh and Self Refresh Modes
RAS-lockout supported
t
RAP = tRCD
15.6
μs Maximum Average Periodic Refresh Interval
2.5 V (SSTL_2 compatible) I/O
V
DD = 2.5 V ± 0.2 V (DDR266, DDR333), VDD = 2.6 V ± 0.1 V (DDR400)
V
DDQ = 2.5 V ± 0.2 V (DDR266, DDR333), VDDQ = 2.6 V ± 0.1 V (DDR400)
Packages: P-TSOPII-66, PG-TSOPII-66, P-TFBGA-60
TABLE 1
Performance
Part Number Speed Code
–5
–6
–7
Unit
Speed Grade
DDR400B
DDR333B
DDR266A
—
Max. Clock Frequency
@CL3
f
CK3
200
166
—
MHz
@CL2.5
f
CK2.5
166
143
MHz
@CL2
f
CK2
133
MHz
相關PDF資料 |
PDF描述 |
|---|---|
| HYB25D256160CC-5 | 256 Mbit Double Data Rate SDRAM |
| HYB25S256160AC-7.5 | 16M X 16 SYNCHRONOUS DRAM, 7.5 ns, PBGA54 |
| HYB39S128160TEL-37 | MEMORY SPECTRUM |
| HYB39S128160TEL-5 | MEMORY SPECTRUM |
| HYB39S128160TEL-7 | MEMORY SPECTRUM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HYB25D128400CT-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800AT-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800AT-7 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
| HYB25D128800AT-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?128Mb (16Mx8) DDR200 (2-2-2)? |
| HYB25D128800ATL-6 | 制造商:INFINEON 制造商全稱:Infineon Technologies AG 功能描述:128 Mbit Double Data Rate SDRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。