HYE18P32160AC(-/L)9.6/12.5/15
32M Synchronous Burst CellularRAM
Overview
Data Sheet
14
V2.0, 2003-12-16
1.6.2
In NOR-Flash-type mode read commands are performed on a synchronous base whereas write commands are
performed in an asynchronous way.
In synchronous read mode all operations are defined by the states of the control signals CS, ADV, OE, WE and
UB, LB at the positive (default) edge of the data clock. To put the device in NOR-Flash-type mode the Bus
Configuration Register must be programmed first accordingly.
Table 5
lists the truth table for the supported asynchronous write commands, while
Table 5
lists the supported
synchronous read commands.
Commands Supported in NOR-Flash-Type Mode
Note:‘L’ represents a low voltage level, ‘H’ a high voltage level, ‘X’ represents “Don’t Care”, ‘V’ represents “Valid”.
DESELECT
The DESELECT function prevents new commands from being executed by the
CellularRAM. The CellularRAM is effectively deselected. I/O signals are put to
high impedance state.
DPD stops all refresh-related activities and entire on-chip circuit operation.
Current consumption drops below 25
μ
A. Wake-up from DPD also requires
150
μ
s to get ready for normal operation.
DPD
Table 5
Asynchronous Command Table (NOR-Flash-Type Mode)
Operation Mode
Power Mode
CS
ADV WE
OE
UB/
LB
L
2)
X
CRE A19
A20 - A0
DQ15:0
WRITE
SET CONTROL
REGISTER
NO OPERATION
DESELECT
DPD
4)
Active
Active
L
L
L
L
L
L
X
1)
X
1)
1) During a write access invoked by WE set to low the OE signal is ignored.
2)
Table 5
reflects the behaviour if UB and LB are asserted to low. If only either of the signals, UB or LB, is asserted to low
only the corresponding data byte will be output or written (UB enables DQ15 - DQ8, LB enables DQ7 - DQ0).
3) Stand-by power mode applies only to the case when CS goes low from DESELECT while no address change occurs. NO
OPERATION from any active power mode by keeping CS low consumes the power higher than stand-by mode.
4) Deep power down is maintained until control register is re-programmed to disable the bit for deep power down (RCR Bit 4).
L
H
V
L
H
X
X
X
ADR
RCR DIN
BCR DIN
X
X
X
DIN
X
Standby~Active
3)
Standby
Deep Power Down
L
H
H
H
X
X
H
X
X
H
X
X
X
X
X
L
L
X
High-Z
High-Z
High-Z
Table 6
Synchronous Command Table (NOR-Flash-Type Mode)
Operation Mode
Power Mode
CLK
CS
ADV WE
UB/
LB
1)
X
L
2)
X
X
X
1) OE does the same function to all DQ pins with UB and LB during read operation.
2)
Table 6
reflects the behaviour if UB and LB are asserted to low. If only either of the signals, UB or LB, is asserted to low
only the corresponding data byte will be output or written (UB enables DQ15 - DQ8, LB enables DQ7 - DQ0). If both signals
are disabled the device is put in deselect mode.
CRE
A20 - A0
DQ15:0
BURST INIT
BURST READ
NO OPERATION
DESELECT
DPD
6)
Active
Active
Standby~Active
4)
Standby
Deep Power Down
L->H
L->H
L->H
L->H
L
L
L
L
H
H
L
H
H
X
X
H
H
H
X
X
L
L
L
X
X
ADR
X
X
X
X
X
DOUT
3)
High-Z
5)
High-Z
High-Z
Table 4
Mode
Description of Commands (SRAM-Type Mode)
(cont’d)
Description